A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance | IEEE Journals & Magazine | IEEE Xplore
Nothing Special   »   [go: up one dir, main page]