Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture | IEEE Conference Publication | IEEE Xplore
Nothing Special   »   [go: up one dir, main page]