On generation of the minimum pattern set for data path elements in SoC design verification based on port order fault model | IEEE Conference Publication | IEEE Xplore
Nothing Special   »   [go: up one dir, main page]