A new design partitioning approach for low power high-level synthesis | IEEE Conference Publication | IEEE Xplore
Nothing Special   »   [go: up one dir, main page]