Abstract
Handshake circuits form a special class of asynchronous circuits that has enabled the industrial exploitation of the asynchronous potential such as low power, low electromagnetic emission, and increased cryptographic security. In this paper we present a test solution for handshake circuits that brings synchronous test-quality to asynchronous circuits. We add a synchronous mode of operation to handshake circuits that allows full controllability and observability during test. This technique is demonstrated on some industrial examples and gives over 99% stuck-at fault coverage, using test-pattern generators developed for synchronous circuits. The paper describes how such a full-scan mode can be achieved, including an approach to minimize the number of dummy latches in case latches are used in the data path of the handshake circuit.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design, Freeman, 1990.
A. Bardsley and D. Edwards, “Compiling the Language Balsa to Delay-Insensitive Hardware,” in Hardware Description Languages and their Applications (CHDL), C.D. Kloos and E. Cerny (Eds.), 1997, pp. 89-91.
F. te Beest, A. Peeters, M. Verra, K. van Berkel, and H. Kerkhoff, “Automatic Scan Insertion and Test Generation for Asynchronous Circuits,” in Proc. International Test Conference, 2002.
K. van Berkel, J. Kessels, M. Roncken, R. Saeijs, and F. Schalij, “The VLSI-Programming Language Tangram and its Translation into Handshake Circuits,” in Proc. European Conference on Design Automation (EDAC), 1991, pp. 384-389.
K. van Berkel, A. Peeters, and F. te Beest, “Adding Synchronous and LSSD Modes to Asynchronous Circuits,” in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, 2002, pp. 161-170.
J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces, Springer-Verlag, 2002.
S. DasGupta, P. Goel, R. Walther, and T. Williams, “A Variation of LSSD and its Implications on Design and Test Pattern Generation in VLSI,” in Proc. International Test Conference, 1982, pp. 63-66.
E. Eichelberger and T. Williams, “A Logic Design Structure for LSI Testability,” in IEEE Transactions on Computers, 1978, pp. 462-468.
R.M. Fuhrer and S.M. Nowick, Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools, Kluwer Academic Publishers, 2001.
H. Hulgaard, S.M. Burns, and G. Borriello, “Testing Asynchronous Circuits: A Survey,” Integration, the VLSI Journal, vol. 19, no. 3, pp. 111-131, 1995.
J. Kessels and A. Peeters, “The Tangram Framework: Asynchronous Circuits for Low Power,” in Proc. of Asia and South Pacific Design Automation Conference, 2001, pp. 255-260.
A. Khoche, “Testing Macro-Module Based Self-Timed Circuits,” PhD Thesis, The University of Utah, 1996.
A.J. Martin, “Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits,” in Developments in Concurrency and Communication, C.A.R. Hoare (Ed.), UTYear of Programming Series, Addison-Wesley, 1990, pp. 1-64.
O.A. Petlin and S.B. Furber, “Scan Testing of Asynchronous Sequential Circuits,” in Proc. of the Great Lakes Symposium on VLSI, 1995, pp. 224-229.
M. Roncken, E. Aarts, and W. Verhaegh, “Optimal Scan for Pipelined Testing: An Asynchronous Foundation,” in Proc. International Test Conference, 1996, pp. 215-224.
J. Sparsø and S. Furber (Eds.), Principles of Asynchronous Circuit Design: A Systems Perspective, Kluwer Academic Publishers, 2001.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
te Beest, F., Peeters, A., van Berkel, K. et al. Synchronous Full-Scan for Asynchronous Handshake Circuits. Journal of Electronic Testing 19, 397–406 (2003). https://doi.org/10.1023/A:1024687809014
Issue Date:
DOI: https://doi.org/10.1023/A:1024687809014