Reusing Scan Chains for Test Pattern Decompression

1. S. Boubezari and B. Kamiňska, “A Deterministic Built-in Self-Test generator based on Cellular Automata Structures,” IEEE Transactions on Computers, vol. 44, no.6, pp. 806–816, 1995.

   Google Scholar 

2. F. Brglez, D. Bryan, and K. Kozminski, “Combinatorial Profiles of Sequential Benchmark Circuits,” in Proceedings of the International Symposium on Circuits and Systems (ISCAS), 1989, New York: IEEE, pp. 1229–1234.

   Google Scholar 

3. S. Cataldo, S. Chiusano, P. Prinetto, and H.-J. Wunderlich, “Optimal Hardware Pattern Generation for Functional BIST,” in Proceedings of the Design Automation and Test in Europe (DATE), 2000.

4. K. Chakrabarty and J.P. Hayes, “On the Quality of Accumulator-Based Compaction of Test Responses,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 8, pp. 916–922, Aug. 1997.

   Google Scholar 

5. A. Chandra and K. Chakrabarty, “System-on-a-Chip Test Data Compression and Decompression Architectures Based on Golomb Codes,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20, March 2001.

6. C.L. Chen, “Linear Dependencies in Linear Feedback Shift Registers,” IEEE Transactions on Computers, vol. C-35, no. 12, pp. 1086–1088, Dec. 1986.

   Google Scholar 

7. S. Chiusano, P. Prinetto, and H.-J. Wunderlich, “Non-Intrusive BIST for Systems-on-a-Chip.” in Proceedings of the IEEE International Test Conference (ITC), Atlantic City, NJ, 2000, New York: IEEE, pp. 644–651.

   Google Scholar 

8. W. Daehn and J. Mucha, “Hardware Test Pattern Generators for Built-in Test,” in Proceedings of the IEEE International Test Conference (ITC), Cherry Hill, NJ, 1991, pp. 110–113.

9. D. Das and N.A. Touba, “Reducing Test Data Volume Using External/LBIST Hybrid Test Patterns,” in Proceedings of the IEEE International Test Conference (ITC), Atlanta, NJ, 2000, New York: IEEE, pp. 115–122.

   Google Scholar 

10. R. Dorsch and H.-J. Wunderlich, “Accumulator Based Deterministic BIST,” In Proceedings of the IEEE International Test Conference (ITC), 1998, pp. 412–421.

11. I. Ghosh, S. Dey, and N.K. Jha, “A Fast and Low Cost Testing Technique for Core-Based System-on-Chip,” in Design Automation Conference, June 1998, pp. 542–547.

12. P. Goel and B.C. Rosales, “Test Generation and Dynamic Compaction of Tests,” in Digest of Papers Test Conference, 1979, pp. 189–192.

13. X. Gu, S.S. Chung, F. Tsang, J.A. Tofte, and H. Rahmanian, “A Fast Timing Closure Technique for Industrial Use of Logic BIST,” Presentation at the European TestWorkshop (ETW), May 2001.

14. I. Hamzaoglu and J.H. Patel, “Test Set Compaction Algorithms for Combinational Circuits,” in Proceedings of the International Conference on CAD (ICCAD), Nov. 1998.

15. S. Hellebrand, H.-J. Wunderlich, and A. Hertwig, “Mixed-Mode BIST Using Embedded Processors,” Journal of Electronic Testing Theory and Applications, vol. 12, no. 1/2, pp. 127–138, 1998.

    Google Scholar 

16. V. Immaneni and S. Raman, “Direct Access Test Scheme-Design of Block and Core Cells for Embedded ASICs,” in Proceedings of the IEEE International Test Conference (ITC), Oct. 1990, pp. 488–492.

17. B. Koenemann, “LFSR-Coded Test Patterns for Scan Design,” in Proceedings of the European Test Conference (ETC), M¨unchen, 1991, pp. 237–242.

18. E.J. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel, “Towards a Standard for Embedded Core Test: An Example,” in Proceedings of the IEEE International Test Conference (ITC), 1999, New York: IEEE, pp. 616–627.

    Google Scholar 

19. M. Nourani and C. Papachristou, “Structural Fault Testing of Embedded Cores Using Pipelining,” Journal of Electronic Testing Theory and Applications, vol. 15, no. 1/2, pp. 129–144, Aug./Oct. 1999.

    Google Scholar 

20. P1500 Scalable Architecture Task Force, “Preliminary Outline of IEEE P1500 Scalable Architecture for Testing Embeddeb Cores,” in VLSI Test Symposium, May 1999.

21. J. Rajski and J. Tyszer, “Accumulator-Based Compaction of Test Responses,” IEEE Transactions on Computers, vol. 42, no. 6, pp. 643–650, June 1993.

    Google Scholar 

22. J. Rajski, J. Tyszer, and N. Zacharia, “Test Data Decompression for Multiple Scan Designs with Boundary Scan,” IEEE Transactions on Computers, vol. 47, no. 11, pp. 1188–1200, Nov. 1998.

    Google Scholar 

23. Semiconductor Industry Association, The International Technology Roadmap for Semiconductors (ITRS), International SEMATECH, Austin, TX, 1999.

    Google Scholar 

24. A.P. StrÖle, “Test Response Compaction using Arithmetic Functions,” in Proceedings of the VLSI Test Symposium (VTS), 1996, New York: IEEE, pp. 380–386.

    Google Scholar 

25. P. Varma and S. Bhatia, “AStructured Test Re-Use Methodology for Core Based System-Chips,” in Proceedings of the IEEE International Test Conference (ITC),Washington, DC, Oct. 1998, pp. 294–302.

26. Y. Zorian, “Testing the Monster Chip,” IEEE Spectrum, vol. 36, no. 7, pp. 54–60, July 1999.

    Google Scholar 

27. Y. Zorian, E. Marinissen, and S. Dey, “Testing Embedded-Core-Based System Chips,” in Proceedings of the IEEE International Test Conference (ITC), 1998, New York: IEEE, pp. 130–143.

    Google Scholar 

Download references