Abstract
This paper introduces a new multi-mode scannable memory element which allows pseudorandom testing to be integrated with scan in sequential circuits without the need of any design changes. As in the case of scan, the new element is used in place of regular flip-flops in the design library. Concurrent with normal operation, the design can accumulate a signature of the state variables in the scan-register configured as a multiple input signature analyzer (MISA). Thus virtually complete state observability is achieved without the need of scanning-out the state for each test-input. The pseudorandom states of the MISA can also be utilized as state inputs in pseudorandom testing. In this way, most faults are covered in a pseudorandom, “test per clock” mode. Only a few random pattern resistant faults require scan, greatly reducing test application time. Pseudorandom delay testing of the true normally active circuit paths is also possible. Two-pattern tests are supported. Finally, we show that the new memory element can also be used for fault-tolerant design.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
E.B. Eichelberger and T.W. Williams, “A Logic Design Structure for LSI Testing,” Proc. 14th Design Automation Conf., June 1977, pp. 462–468.
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, New York, 1990.
B. Koenemann, J. Mucha, and G. Zwiehoff, “Built-In Logic Block Observation Techniques,” Proc. Int. Test Conf., 1979, pp. 37–41.
L.T. Wang and E.J. McCluskey, “Concurrent Built-In Logic Block Observer (CBILBO),” Int. Symp. on Circuit and Systems, 1986, Vol. 3, pp. 1054–1057.
A. Krasniewski and S. Pilarski, “Circular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits,” IEEE Trans. on Comput.-Aided Des., Vol. 8, No. 1, pp. 46–55, Jan. 1989.
H. Fujiwara and A. Yamamoto, “Parity-Scan Design to Reduce the Cost of Test Application,” Proc. Int. Test Conf., 1992, pp. 283–292.
M. Goessel and E.S. Sogomonyan, “A Parity-Preserving Multi-Input Signature Analyzer and Its Application for Concurrent Checking and BIST,” Journal of Electronic Testing: Theory and Applications, No. 8, pp. 165–177, 1996.
J. Savir, “Scan Latch Design for Delay Test,” Proc. Int. Test Conf., 1997, pp. 446–453.
B. Nadeau-Dostie, D. Burek, and A. Hassan, “Scan Bist: A Multifrequence Scan-Based BIST Method,” IEEE Design and Test of Computers, Spring 1994, p. 716.
C. Girard, C. Landrault, V. Moreda, S. Pravossoudovitch, and A. Virazel, “A Bist structure to Test Delay Faults in a Scan Environment,” Proc. 7th Asian Test Symp., 1998, pp. 435–439.
E.S. Sogomonyan, A.D. Singh, and M. Goessel, “A Multy-Mode Scannable Memory Element for High Test Application Efficiency and Delay Testing,” Proc. 16th VLSI Test Symposium, April 1998, pp. 324–331.
K. Kim, D.S. Ha, and J.G. Tront, “On Using Signature Registers as Pseudorandom Pattern Generators in Built-in Self-Testing,” IEEE Trans. on Comput.-Aided Des., Vol. 7, No. 8, pp. 919–928, Aug. 1988.
C.E. Stroud, “Automated BIST for Sequential Logic Synthesis,” IEEE Des. and Test of Comput., pp. 22–32, Dec. 1988.
J.L. Avra and E.J. McCluskey, “Synthesizing for Scan Dependence in Built-In Self-Testable Designs,” Proc. Int. Test Conf., 1993, pp. 734–743.
A. Pierzynska and S. Pilarsky, “Non-Robust versus Robust,” Proc. Int. Test Conf., 1995, pp. 123–131.
H. Fijiwara, Logic Testing and Design for Testability, MIT Press, Cambridge, MA, 1985.
R.A. Frohwerk, “Signature Analysis: A New Digital Field Service Method,” Hewlett-Packard Journal, Vol. 28, pp. 2–8, May 1977.
C.-Lin, Y. Zorian, and S. Bhawmik, “Intagration of Partial Scan and Built-In Self-Test,” Journal of Electronic Testing: Theory and Applications, Vol. 7, Nos. 1–2, pp. 125–137, Aug. 1995.
K.-T. Cheng and C.-Lin, “Timing-Driven Test Point Insertion for Full-Scan and Partial-Scan BIST,” Proc. Int. Test Conf., 1995, pp. 506–514.
H. Bleeker, P. van den Eijnden, and F. de Jong, Boundary-Scan Test. A Practical Approach, Kluwer Academic Publishers, 1993, p. 225.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Sogomonyan, E., Singh, A. & Goessel, M. A Multi-Mode Scannable Memory Element for High Test Application Efficiency and Delay Testing. Journal of Electronic Testing 15, 87–96 (1999). https://doi.org/10.1023/A:1008328101088
Issue Date:
DOI: https://doi.org/10.1023/A:1008328101088