Abstract
Reed-Muller logic is becoming increasingly attractive. However, its synthesis and optimization are difficult especially for mixed polarity Reed-Muller logic. In this paper, a function is expressed into a truth vector. Product shrinkage, general sum shrinkage (GSS), elimination and extraction operators are proposed to shrink the truth vector. A novel algorithm is presented to derive a compact Multi-level Mixed Polarity Reed-Muller Form (MMPRMF) starting from a given fixed polarity truth vector. The results show that a significant area improvement can be made compared with published results.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
Sasao T, Besslich P. On the complexity of MOD-2 sum PLA's. IEEE Trans. Computers, 1990, 39(2): 262–266.
Reddy S M. Easily testable realization for logic functions. IEEE Trans. Computers, 1972, C-21(11): 1183–1188.
Green D H. Modern Logic Design. Addison-Wesley Publishing Company, Workingham, England, 1986.
Almaini A E A, McKenzie L. Tabular techniques for generating Kronecker expansions. In IEE Proc. Comput. Digit. Tech., 1996, 143(4): 205–212.
Purwar S. An efficient method of computing generalized Reed-Muller expansions from binary decision diagram. In IEEE Trans. Computers, 1991, 40(11): 1298–1301.
Xia Y, Wu X, Almaini A E A. Power minimization of FPRM functions based on polarity conversion. Journal of Computer Science and Technology, 2003, 18(3): 325–331.
Wang L, Almaini A E A. Efficient polarity conversion for large Boolean functions. In IEE Proc. Comput. Digit. Tech., 1999, 146(4): 197–204.
Wang L, Almaini A E A. Optimization of Reed-Muller PLA implementations. In IEE Proc. Circuits Devices Syst., 2002, 149(2): 119–128.
Sasao T. Switching Theory for Logic Synthesis. Kluwer Academic Publishers, London, 1999.
Hong Q, Xia Y. Truth vectors based on module algebra and its application in synthesis of multi-valued logic. Journal of Electronics, 2000, 21(2): 219–222.
Author information
Authors and Affiliations
Corresponding author
Additional information
Supported in part by the National Natural Science Foundation of China (NSFC) under Grant No.60273093 and in part of the China-UK joint project supported by the NSFC and the Royal Society of the UK.
Rights and permissions
About this article
Cite this article
Xia, YS., Wang, LY., Zhou, ZG. et al. Novel Synthesis and Optimization of Multi-Level Mixed Polarity Reed-Muller Functions. J Comput Sci Technol 20, 895–900 (2005). https://doi.org/10.1007/s11390-005-0895-2
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/s11390-005-0895-2