Nothing Special   »   [go: up one dir, main page]
Skip to main content

Advertisement

Springer Nature Link
Log in

An Improved Single and Double-Adjacent Error Correcting Codec with Lower Decoding Overheads

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Importance of Error Correcting Codes (ECCs) is increasing rapidly for protecting memories from localized errors. These localized errors in memories are mainly due to radiation induced soft errors which corrupt data stored in a single cell or multiple cells of a memory. Initially, Single Error Correction (SEC) and Single Error Correction-Double Error Detection (SEC-DED) codes have been widely introduced to protect memories against soft errors. But with the incessant down scaling of technology node, the chances of multiple errors in memory cells are increasing day by day. The most common errors in multiple memory cells are the single error and double-adjacent errors. These errors are corrected by employing Single Error Correction- Double Adjacent Error Correction (SEC-DAEC) codes. But the major challenges in designing SEC-DAEC codes are higher decoding overheads and higher miscorrection rate. In this paper, the H-matrices for a new class of SEC-DAEC codes have been proposed to reduce the decoding overheads. The proposed codecs have been designed and synthesized in ASIC platform with suitable word lengths for memories. Both the theoretical and synthesis results for proposed codecs have been compared with recently published related works. These comparisons show that proposed (24, 16) codec requires a maximum of 1.38 times and 1.74 times lower area and delay respectively compared to other related codecs of same word length. Also the proposed 64-bit codec consumes a highest of 2.75 times lesser power with respect to existing 64-bit codecs. Thus the proposed codecs can be employed in memories for correcting single and double-adjacent errors with improved area, delay and power requirements.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12

Similar content being viewed by others

Data Availability

The data that support the findings of this study are available from the corresponding author, upon reasonable request.

References

  1. Baumann, R. C. (2005). Radiation-induced soft errors in advanced semiconductor technologies. IEEE Transactions on Device and materials reliability, 5(3), 305–316.

  2. Chen, C. L., & Hsiao, M. Y. (1984). Error-correcting codes for semiconductor memory applications: A state-of-the-art review. IBM J. Res. Develop., 28(2), 124–134.

    Article  Google Scholar 

  3. Hamming, R. (1950). Error correcting and error detecting codes. Bell Sys. Tech. J., 29, 147–160.

    Article  MATH  Google Scholar 

  4. Hsiao, M. Y. (1970). A class of optimal minimum odd-weight-column SEC-DED codes. IBM J. Res. Develop., 14(4), 395–401.

    Article  Google Scholar 

  5. Samanta, J., Bhaumik, J., & Barman, S. (2021). Compact and power efficient SEC-DED codec for computer memory. Microsystem Technologies, 27, 359–368.

  6. Ibe, E., Taniguchi, H., Yahagi, Y., Shimbo, K., & Toba, T. (2010). Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule. IEEE Trans. Electron, 7, 1527–1538.

    Article  Google Scholar 

  7. Dixit, A., & Wood, A. (2011, April). The impact of new technology on soft error rates. In 2011 International Reliability Physics Symposium (pp. 5B-4). IEEE.

  8. Reviriego, P., Maestro, J. A., Baeg, S., Wen, S., & Wong, R. (2010). Protection of memories suffering MCUs through the selection of the optimal interleaving distance. IEEE Transactions on Nuclear Science, 57(4), 2124–2128.

    Article  Google Scholar 

  9. Baeg, S., Wen, S., & Wong, R. (2009). SRAM interleaving distance selection with a soft error failure model. IEEE Transactions on Nuclear Science, 56(4), 2111–2118.

  10. Dutta, A., & Touba, N. A. (2007). Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code. In 25th IEEE VLSI Test Symposium (VTS'07) (pp. 349-354). IEEE.

  11. Neale, A., & Sachdev, M. (2013). A new SEC-DED error correction code subclass for adjacent MBU tolerance in embedded memory. IEEE Transactions on Device and Materials Reliability, 13(1), 223–230.

    Article  Google Scholar 

  12. Reviriego, P., Argyrides, C., & Maestro, J. A. (2012). Efficient error detection in Double Error Correction BCH codes for memory applications. Microelectronics Reliability, 52, 1528–1530.

    Article  Google Scholar 

  13. Naseer, R., & Draper, J. (2008, September). Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs. In ESSCIRC 2008-34th European Solid-State Circuits Conference (pp. 222–225). IEEE.

  14. Pontarelli, S., Reviriego, P., Ottavi, M., & Maestro, J. A. (2015). Low delay single symbol error correction codes based on reed solomon codes. IEEE Transactions on Computers, 64(5), 1497–1501.

    Article  MathSciNet  MATH  Google Scholar 

  15. Samanta, J., Bhaumik, J., & Barman, S. (2017). Compact CA-based single byte error correcting codec. IEEE Transactions on Computers, 67(2), 291–298.

  16. Datta, R., & Touba, N. A. (2009, May). Exploiting unused spare columns to improve memory ECC. In 2009 27th IEEE VLSI Test Symposium (pp. 47–52). IEEE.

  17. Ming, Z., Yi, X. L., & Wei, L. H. (2011, October). New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory. In 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (pp. 254-259). IEEE.

  18. Dutta, A. (2012, October). Low cost adjacent double error correcting code with complete elimination of miscorrection within a dispersion window for multiple bit upset tolerant memory. In 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC) (pp. 287–290). IEEE.

  19. Ho-yoon, J., & Lee, Y. (2013). Single error correction, double error detection and double adjacent error correction with no mis-correction code. IEICE Electronics Express, 10(20), 20130743–20130743.

    Article  Google Scholar 

  20. Reviriego, P., Pontarelli, S., Evans, A., & Maestro, J. A. (2014). A class of SEC-DED-DAEC codes derived from orthogonal latin square codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(5), 968–972.

  21. Reviriego, P., Martínez, J., Pontarelli, S., & Maestro, J. A. (2014). A method to design SEC-DED-DAEC codes with optimized decoding. IEEE Transactions on Device and Materials Reliability, 14(3), 884–889.

  22. Reviriego, P., Liu, S., Xiao, L., & Maestro, J. A. (2015). An efficient single and double-adjacent error correcting parallel decoder for the (24, 12) extended golay code. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(4), 1603–1606.

  23. Li, J., Reviriego, P., Xiao, L., Liu, Z., Li, L., & Ullah, A. (2019). Low delay Single Error Correction and double adjacent Error Correction (SEC-DAEC) codes. Microelectronics Reliability, 97, 31–37.

    Article  Google Scholar 

  24. Neale, A., Jonkman, M., & Sachdev, M. (2014). Adjacent-MBU-tolerant SEC-DED-TAEC-yAED codes for embedded SRAMs. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(4), 387–391.

  25. Saiz-Adalid, L. J., Reviriego, P., Gil, P., Pontarelli, S., & Maestro, J. A. (2014). MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10), 2332–2336.

  26. Li, J., Reviriego, P., Xiao, L., Argyrides, C., & Li, J. (2017). Extending 3-bit burst error-correction codes with quadruple adjacent error correction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26(2), 221–229.

  27. Li, J., Reviriego, P., & Xiao, L. (2019). Low delay 3-Bit burst error correction codes. Journal of Electronic Testing, 35, 413–420.

  28. Maity, R. K., Samanta, J., & Bhaumik, J. (2022). Construction Technique and Evaluation of High Performance t-bit Burst Error Correcting Codes for Protecting MCUs. Journal of Circuits, Systems and Computers, 2350142.

  29. Maity, R. K., Samanta, J., & Bhaumik, J. (2019, February). An area and power efficient double adjacent error correcting parallel decoder based on (24, 12) extended golay code. In 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT) (pp. 1–6). IEEE.

  30. Maity, R. K., Tripathi, S., Samanta, J., & Bhaumik, J. (2020). Lower complexity error location detection block of adjacent error correcting decoder for SRAMs. IET Computers & Digital Techniques, 14(5), 210–216.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Haldia Institute of Technology, West Bengal, India

    Raj Kumar Maity & Jagannath Samanta

  2. Department of ETCE, Jadavpur University, Kolkata, India

    Jaydeb Bhaumik

Authors
  1. Raj Kumar Maity
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jagannath Samanta
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jaydeb Bhaumik
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Raj Kumar Maity.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Maity, R.K., Samanta, J. & Bhaumik, J. An Improved Single and Double-Adjacent Error Correcting Codec with Lower Decoding Overheads. J Sign Process Syst 95, 721–733 (2023). https://doi.org/10.1007/s11265-023-01875-7

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-023-01875-7

Keywords

Search

Navigation