Nothing Special   »   [go: up one dir, main page]
Skip to main content

Advertisement

Springer Nature Link
Log in

High-Speed FPGA Architecture for CABAC Decoding Acceleration in H.264/AVC Standard

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

Video encoding and decoding are computing intensive applications that require high performance processors or dedicated hardware. Video decoding offers a high parallel processing potential that may be exploited. However, a particular task challenges parallelization: entropy decoding. In H.264 and SVC video standards, this task is mainly carried out using arithmetic decoding, an strictly sequential algorithm that achieves results close to the entropy limit. By accelerating arithmetic decoding, the bottleneck is removed and parallel decoding is enabled. Many works have been published on accelerating pure binary encoding and decoding. However, little research has been done into how to integrate binary decoding with context managing and control without losing performance. In this work we propose a FPGA-based architecture that achieves real time decoding for high-definition video by sustaining a 1 bin per cycle throughput. This is accomplished by implementing fast bin decoding; a novel and area efficient context-managing mechanism; and optimized control scheduling.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15

Similar content being viewed by others

References

  1. Azevedo, A., Juurlink, B., Meenderinck, C., Terechko, A., Hoogerbrugge, J., Alvarez, M., Ramirez, A., Valero, M. (2009). A highly scalable parallel implementation of H.264. Transactions on High-Performance Embedded Architectures and Compilers (HiPEAC), 4(2), 1–25.

    Google Scholar 

  2. Chen, J.W., & Lin, Y.L. (2009). A high-performance hardwired CABAC decoder for ultra-high resolution video. IEEE Transactions on Consumer Electronics, 55(3), 1614–1622.

    Article  Google Scholar 

  3. Patterson, D. A., et al. (2006). The landscape of parallel computing research: a view from Berkeley. Tech. rep.

  4. Eeckhaut, H., Christiaens, M., Stroobandt, D., Nollet, V. (2006). Optimizing the critical loop in the H.264/AVC CABAC decoder. In FPT (pp. 113–118).

  5. FFmpeg: http://ffmpeg.mplayerhq.hu. Accessed September 2012.

  6. Hong, Y., Liu, P., Zhang, H., You, Z., Zhou, D., Goto, S. (2009). A 360 mbin/s CABAC decoder for H.264/AVC level 5.1 applications. In Proc. ISOCC (pp. 71–74).

  7. Kuon, I., & Rose, J. (2007). Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(2), 203–215.

    Article  Google Scholar 

  8. Li, L., Song, Y., Li, S., Ikenaga, T., Goto, S. (2008). A hardware architecture of CABAC encoding and decoding with dynamic pipeline for H.264/AVC. Journal of Signal Processing System, 50, 81–95.

    Article  Google Scholar 

  9. Liao, Y.H., Li, G.L., Chang, T.S. (2010). A high throughput vlsi design with hybrid memory architecture for H.264/AVC CABAC decoder. In Proceedings of ISCAS (pp. 2007–2010).

  10. Lin P. C., Chuang T. D., Chen L. G.(2009). A branch selection multi-symbol high throughput CABAC decoder architecture for H.264/AVC. In Proceedings of ISCAS (pp. 365–368).

  11. Marpe, D., Schwartz, H., Wiegand, T. (2003). Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 620–636.

    Article  Google Scholar 

  12. Osorio, R., & Bruguera, J. (2008). An FPGA architecture for CABAC decoding in manycore systems. In Proceedings of ASAP (pp. 293–298).

  13. Själander, M., Terechko, A., Duranton, M. (2008). A look-ahead task management unit for embedded multi-core architectures. In Proceedings of DSD (pp. 149–157).

  14. Son, W., & Park, I. (2008). Prediction-based real-time CABAC decoder for high definition H.264/AVC. In ISCAS (pp. 33–36).

  15. Wiegand, T., Sullivan, G.J., Bjøntegaard, G., Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560–576.

    Article  Google Scholar 

  16. Xilinx: Virtex 4. http://www.xilinx.com/products/silicon-devices/fpga/index.htm. Accessed September 2012.

  17. Xu, M., Cheng, Y., Ran, F., Chen, Z. (2007). Optimizing design and FPGA implementation for CABAC decoder. In Proceedings of HDP (pp. 1–5).

  18. Yang, Y. C., & Guo, J. I. (2009). High-throughput H.264/AVC High-Profile CABAC decoder for HDTV applications. IEEE Transactions on Circuits and Systems for Video Technology, 19(9), 1395–1399.

    Article  Google Scholar 

  19. Yi, Y., & Park, I. (2007). High speed H.264/AVC CABAC decoding. IEEE Transactions on Circuits and Systems for Video Technology, 17(4), 490–494.

    Article  Google Scholar 

  20. Yu, W., & He, Y. (2005). A high performance CABAC decoding architecture. IEEE Transactions on Consumer Electronics, 51(4), 1352–1359.

    Article  Google Scholar 

  21. Zhang, P., Xie, D., Gao, W. (2009). Variable-bin-rate CABAC engine for H.264/AVC high definition real-time decoding. IEEE Transactions on Very Large Scale Integration Systems, 17, 417–426.

    Article  MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. of Electronic and Systems, University of A Coruña, A Coruña, Spain

    Roberto R. Osorio

  2. Centro de Investigacion en Tecnologias de la Informacion (CITIUS), University of Santiago de Compostela, Galicia, Spain

    Javier D. Bruguera

Authors
  1. Roberto R. Osorio
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Javier D. Bruguera
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Roberto R. Osorio.

Additional information

Work supported in part by Ministry of Science and Innovation of Spain, co-funded by the FEDER funds of the European Union, under contract TIN2010-17541, and by the Xunta de Galicia, Program for Consolidation of Competitive Research Groups ref. 2010/6 and 2010/28.

The authors are members of the European Network of Excellence on High Performance and Embedded Architecture and Compilation (HiPEAC).

Rights and permissions

Reprints and permissions

About this article

Cite this article

Osorio, R.R., Bruguera, J.D. High-Speed FPGA Architecture for CABAC Decoding Acceleration in H.264/AVC Standard. J Sign Process Syst 72, 119–132 (2013). https://doi.org/10.1007/s11265-012-0718-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-012-0718-y

Keywords

Search

Navigation