Abstract
In H.264/AVC, the concept of adapting the transform size to the block size of motion-compensated prediction residue has proven to be an important coding tool. This paper presents highly parallel joint circuit architecture for 8 × 8 and 4 × 4 adaptive block-size transforms in H.264/AVC. By decomposing the 8 × 8 transform to basic 4 × 4 transforms, a unified architecture is designed for both 8 × 8 and 4 × 4 transform and the transform data-path can be efficiently reused for six kinds of transforms. i.e., 8 × 8 forward, 8 × 8 inverse, 4 × 4 forward, 4 × 4 inverse, forward-Hadamard, inverse-Hadamard transforms. Linear shift mapping is applied on the memory buffer to support parallel access both in row and column directions which eliminates the need for a transpose circuit. For reusable and configurable transform data-path, a multiple-stage pipeline is designed to reduce the critical path length and increase throughput. The design is implemented under UMC 0.18 um technology at 200 MHz with 13.651 K logic gates, which can support 1,920 × 1,088 30 fps H.264/AVC HDTV decoder.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC. Draft Text of Final Draft International Standard for Advanced Video Coding. International Organization for Standardization, Pattaya, 2003
J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, “Video Coding with H.264/AVC: Tools, Performance, and Complexity,” IEEE Circuits and Systems Magazine, vol. 4, 2004, pp.7–28, first quarter.
T. Wiegand, G. J. Sullivan, G. Bjontegaard and A. Luthra, “Overview of the H.264/AVC Video Coding Standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, 2003, pp. 560–576 (July).
I. Amer, W. Badawy and G. Jullien, “A High Performance Hardware Implementation of the H.264 Simplified Transform and Quantization”, Proceedings of International Conference on Acoustics, Speech and Signal Processing, vol 2, no. 18–23, 2005 pp. 1137–1140 (March).
Y.-W. Huang, T.-C. Wang, B.-Y. Hsieh, L.-G. Chen. “Parallel 4x4 2D Transform and Inverse Transform Architecture for H.264/AVC”, Proceedings of the 2003 International Symposium on Circuits and Systems, vol. 2, no. 25–28, 2003, pp. 796–799 (May).
D. Gong, Y. He, Z. Cao, “New Cost-effective VLSI Implementation of a 2-D Discrete Cosine Transform and Its Inverse”, IEEE Trans. Circuits Syst. Video Technol., vol. 14, 2004, pp. 405–415 (April).
Y. Li, Y. He, “A Highly parallel Cost-effective VLSI Implementation for 8 × 8 Transform in H.264/AVC”, Proceedings of PCS2006, Beijing, 2006 (April).
H. S. Malvar, A. Hallapuro, M. Karczewicz and L. Kerofsky, “Low-Complexity Transform and Quantization in H.264/AVC,” IEEE Trans.Circuits Syst. Video Technol, vol. 13, no. 7, pp. 598–603, 2003 (July).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Li, Y., He, Y. & Mei, S. A Highly Parallel Joint VLSI Architecture for Transforms in H.264/AVC. J Sign Process Syst Sign Image 50, 19–32 (2008). https://doi.org/10.1007/s11265-007-0111-4
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-007-0111-4