Abstract.
Video segmentation is a key operation in MPEG-4 content-based coding systems. For real-time applications, hardware implementation of video segmentation is inevitable. In this paper, we propose a hybrid morphology processing unit architecture for real-time moving object segmentation systems, where a prior effective moving object segmentation algorithm is implemented. The algorithm is first mapped to pixel-based operations and morphological operations, which makes the hardware implementation feasible. Then the high computation load, which is more than 4.2 GOPS, can be overcome with a dedicated morphology engine and a programmable morphology PE array. In addition, the hardware cost, memory size, and memory bandwidth can be reduced with the partial-result-reuse concept. This chip is designed with TSMC 0.35 μm 1P4M technology, and can achieve the processing speed of 30 QCIF frames or 7,680 morphological operations per second at 26 MHz. Simulation shows that the proposed hardware architecture is efficient in both hardware complexity and memory organization. It can be integrated into any content-based video processing and encoding systems.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.References
T. Sikora, “The MPEG-4 Video Standard Verification Model,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, no. 1, 1997, pp. 19–31.
MPEG Video Group, The MPEG-4 Video Standard Verification Model version 18.0, ISO/IEC JTC 1/SC 29/WG11 N3908, 2001.
S.-F. Chang, T. Sikora, and A. Puri, “Overview of the MPEG-7 Standard,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no. 6, 2001, pp. 688–695.
MPEG Video Group, Annex F: Preprocessing and Postprocessing, ISO/IEC JTC 1/SC 29/WG11 N4350, 2001.
D. Zhang and G. Lu, “Segmentation of Moving Objects in Image Sequence: A Review,” Circuits Systems Signal Processing, vol. 20, no. 3, 2001, pp. 143–183.
R. Mech and M. Wollborn, “A Noise Robust Method for 2D Shape Estimation of Moving Objects in Video Sequences Considering a Moving Camera,” Signal Processing, vol. 66, 1998.
T. Meier and K.N. Ngan, “Automatic Segmentation of Moving Objects for Video Object Plane Generation,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 5, 1998, pp. 525–538.
T. Meier and K.N. Ngan, “Video Segmentation for Content-based Coding,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, no. 8, 1999. pp. 1190–1203.
L. Vincent and P. Soille, “Watersheds in Digital Spaces: An Efficient Algorithm Based on Immersion Simulations,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 13, no. 6, 1991, pp. 583–598.
D. Wang, “Unsupervised Video Segmentation Based on Watersheds and Temporal Tracking,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 5, 1998, pp. 539–546.
M. Kim, J.G. Choi, H. Lee D. Kim, M.H. Lee, C. Ahn, and Y.-S. Ho, “A VOP Generation Tool: Automatic Segmentation of Moving Objects in Image Sequences Based on Spatio-temporal Information,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, no. 8, 1999, pp. 1216–1226.
S.-Y. Chien, S.-Y. Ma, and L.-G. Chen, “An Efficient Video Segmentation Algorithm for Real-time MPEG-4 Camera System,” in Proc. of Visual Communication and Image Processing 2000, 2000, pp. 1087–1098.
S.-Y. Chien, S.-Y. Ma, and L.-G. Chen, “Efficient Moving Object Segmentation Algorithm Using Background Registration Technique,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 7, 2002, pp. 577–586.
S.-Y. Chien, Y.-W. Huang, S.-Y. Ma, and L.-G. Chen, “Efficient Video Segmentation on SIMD Architecture for Real-time MPEG-4 Systems,” in Proc. of Workshop on Consumer Electronics 2000, 2000.
R.M. Haralick and L.G. Shapiro, Computer and Robot Vision, Addison Wesley, 1992.
J. Serra, Image Analysis and Mathematical Morphology, London: Academic Press, 1982.
K.I. Diamantaras and S.Y. Kung, “A Linear Systolic Array for Real-time Morphological Image Processing,” Journal of VLSI Signal Processing, vol. 17, 1997.
M.-H. Sheu, J.-F. Wang, J.-S. Chen, A.-N. Suen, Y.-L. Jeang and J.-Y. Lee, “A Data-Reuse Architecture for Gray-Scale Morphologic Operations,” IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing, vol. 39, no. 10, 1992, pp. 753–756.
E.N. Malamas, A.G. Malamos, and T.A. Varvarigou, “Fast Implementation of Binary Morphological Operations on Hardware-efficient Systolic Architectures,” Journal of VLSI Signal Processing, vol. 25, 2000.
S.-Y. Chien, S.-Y. Ma, and L.-G. Chen, “Partial-Result-Reuse Architecture and its Design Technique for Morphological Operations with Flat Structuring Elements,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 9, 2005, pp. 1156–1169.
Author information
Authors and Affiliations
Corresponding author
Additional information
Shao-Yi Chien was born in Taipei, Taiwan, R.O.C., in 1977. He received the B.S. and Ph.D. degrees from the Department of Electrical Engineering, National Taiwan University (NTU), Taipei, in 1999 and 2003, respectively.
During 2003 to 2004, he was a research staff in Quanta Research Institute, Tao Yuan Shien, Taiwan. In 2004, he joined the Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, as an Assistant Professor. His research interests include video segmentation algorithm, intelligent video coding technology, image processing, computer graphics, and associated VLSI architectures.
Bing-Yu Hsieh was born in Taichung, Taiwan, in 1979. He received the B.S.E.E and M.S.E.E degrees from National Taiwan University (NTU), Taipei, in 2001 and 2003, respectively. He joined MediaTek, Inc., Hsinchu, Taiwan, in 2003, where he develops integrated circuits related to multimedia systems and optical storage devices. His research interests include object tracking, video coding, baseband signal processing, and VLSI design.
Yu-Wen Huang was born in Kaohsiung, Taiwan, in 1978. He received the B.S. degree in electrical engineering and Ph. D. degree in the Graduate Institute of Electronics Engineering from National Taiwan University (NTU), Taipei, in 2000 and 2004, respectively. He joined MediaTek, Inc., Hsinchu, Taiwan, in 2004, where he develops integrated circuits related to video coding systems. His research interests include video segmentation, moving object detection and tracking, intelligent video coding technology, motion estimation, face detection and recognition, H.264/AVC video coding, and associated VLSI architectures.
Shyh-Yih Ma received the B.S.E.E, M.S.E.E, and Ph.D. degrees from National Taiwan University in 1992, 1994, and 2001, respectively. He joined Vivotek, Inc., Taipei County, in 2000, where he developed multimedia communication systems on DSPs. His research interests include video processing algorithm design, algorithm optimization for DSP architecture, and embedded system design.
Liang-Gee Chen was born in Yun-Lin, Taiwan, in 1956. He received the BS, MS, and Ph.D degrees in Electrical Engineering from National Cheng Kung University, in 1979, 1981, and 1986, respectively.
He was an Instructor (1981–1986), and an Associate Professor (1986–1988) in the the Department of Electrical Engineering, National Cheng Kung University. In the military service during 1987 and 1988, he was an Associate Professor in the Institute of Resource Management, Defense Management College. From 1988, he joined the Department of Electrical Engineering, National Taiwan University. During 1993 to 1994 he was Visiting Consultant of DSP Research Department, AT&T Bell Lab, Murray Hill. At 1997, he was the visiting scholar of the Department of Electrical Engineering, University, of Washington, Seattle. Currently, he is Professor of National Taiwan University. From 2004, he is also the Executive Vice President and the General Director of Electronics Research and Service Organization (ERSO) in the Industrial Technology Research Institute (ITRI). His current research interests are DSP architecture design, video processor design, and video coding system.
Dr. Chen is a Fellow of IEEE. He is also a member of the honor society Phi Tan Phi. He was the general chairman of the 7th VLSI Design CAD Symposium. He is also the general chairman of the 1999 IEEE Workshop on Signal Processing Systems: Design and Implementation. He serves as Associate Editor of IEEE Trans. on Circuits and Systems for Video Technology from June 1996 until now and the Associate Editor of IEEE Trans. on VLSI Systems from January 1999 until now. He was the Associate Editor of the Journal of Circuits, Systems, and Signal Processing from 1999 until now. He served as the Guest Editor of The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, November 2001. He is also the Associate Editor of the IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing. From 2002, he is also the Associate Editor of Proceedings of the IEEE.
Dr. Chen received the Best Paper Award from ROC Computer Society in 1990 and 1994. From 1991 to 1999, he received Long-Term (Acer) Paper Awards annually. In 1992, he received the Best Paper Award of the 1992 Asia-Pacific Conference on Circuits and Systems in VLSI design track. In 1993, he received the Annual Paper Award of Chinese Engineer Society. In 1996, he received the Out-standing Research Award from NSC, and the Dragon Excellence Award for Acer. He is elected as the IEEE Circuits and Systems Distinguished Lecturer from 2001–2002.
Rights and permissions
About this article
Cite this article
Chien, SY., Hsieh, BY., Huang, YW. et al. Hybrid Morphology Processing Unit Architecture for Moving Object Segmentation Systems. J VLSI Sign Process Syst Sign Image Video Technol 42, 241–255 (2006). https://doi.org/10.1007/s11265-006-4185-1
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-006-4185-1