Abstract
This paper presents an efficient hardware architecture for implementing fractal image compression (FIC) algorithm aimed toward image compression with improved encoding speed. The proposed architecture follows the full-search-based FIC scheme. Parallel processing has been effectively used in the present work to achieve the goal of reducing the time complexity of the encoder. This architecture requires a total of \(2n+2\) clock cycles for executing the set of operations consisting of fetching the pixels, calculating the mean of range and domain blocks and doing their mapping, computing the error, and storing the fractal parameter in a memory with n number of pixels in the range block. Further, this architecture does not make use of any preprocessing operations as specified in literature and utilizes the benefits of isometric transformation without requiring additional cycles for every single matching operation. Effective application of isometric transformation has also led to memory reduction of nearly 67 %. Again, in the present work, the use of multipliers has been avoided to save the chip area, to reduce hardware complexity, and to enhance the encoding speed. The operation of transforming contracted domain block with a zero-mean domain block has facilitated relatively fast convergence at the decoder. PSNR above 30dB for a range block of size \(4\times 4\) has been achieved by the proposed architecture, which is comparable to that realizable by other architectures. The proposed design has been coded in Verilog HDL, has been implemented in Xilinx Virtex-5 FPGA, and operates at a clock frequency of 75.52 MHz.
Similar content being viewed by others
References
K.P. Acken, M.J. Irwin, R.M. Owens, A parallel asic architecture for efficient fractal image coding. J. VLSI Signal Process. Syst. Signal, Image Video Technol. 19(2), 97–113 (1998)
K. Ambrosch, W. Kubinger, M. Humenberger, A. Steininger, Flexible hardware-based stereo matching. EURASIP J. Embed. Syst. 2008, 2 (2008)
B. Bani-Eqbal, Speeding up fractal image compression. in IS&T/SPIE’s Symposium on Electronic Imaging: Science and Technology (International Society for Optics and Photonics, 1995) pp. 67–74
M.F. Barnsley, S. Demko, Iterated function systems and the global construction of fractals. Proc. R. Soc. Lond. A. Math. Phys. Sci. 399(1817), 243–275 (1985)
H.N. Chen, K.L. Chung, J.E. Hung, Novel fractal image encoding algorithm using normalized one-norm and kick-out condition. Image Vis. Comput. 28(3), 518–525 (2010)
Y. Fisher, Fractal Image Compression: Theory and Application (Springer, New York, 1994)
S. Furao, O. Hasegawa, A fast no search fractal image coding method. Signal Process. Image Commun. 19(5), 393–404 (2004)
D.J. Jackson, H. Ren, X. Wu, K.G. Ricks, A hardware architecture for real-time image compression using a searchless fractal image coding method. J. Real Time Image Process. 1(3), 225–237 (2007)
E. Jacobs, Y. Fisher, R. Boss, Image compression: a study of the iterated transform method. Signal Process. 29(3), 251–263 (1992)
A.E. Jacquin, Image coding based on a fractal theory of iterated contractive image transformations. Image Process. IEEE Trans. 1(1), 18–30 (1992)
A.E. Jacquin, Fractal image coding: a review. Proc. IEEE 81(10), 1451–1465 (1993)
C.M. Lai, K.M. Lam, W.C. Siu, A fast fractal image coding based on kick-out and zero contrast conditions. Image Process. IEEE Trans. 12(11), 1398–1403 (2003)
M. Panigrahy, I. Chakrabarti, A. Dhar, VlSI design of fast fractal image encoder. In: VLSI Design and Test, 18th International Symposium on, (2014), pp. 1–2
D. Saupe, R. Hamzaoui, Complexity Reduction Methods for Fractal Image Compression (Citeseer, Princeton, 1994)
C.S. Tong, M. Pi, Fast fractal image encoding based on adaptive search. Image Process. IEEE Trans. 10(9), 1269–1277 (2001)
C.S. Tong, M. Wong, Adaptive approximate nearest neighbor search for fractal image compression. Image Process. IEEE Trans. 11(6), 605–615 (2002)
T. Truong, C. Kung, J. Jeng, M. Hsieh, Fast fractal image compression using spatial correlation. Chaos Solitons Fractals 22(5), 1071–1076 (2004)
D. Vidya, R. Parthasarathy, T. Bina, N. Swaroopa, Architecture for fractal image compression. J. Syst. Archit. 46(14), 1275–1291 (2000)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Panigrahy, M., Chakrabarti, I. & Dhar, A.S. Low-Delay Parallel Architecture for Fractal Image Compression. Circuits Syst Signal Process 35, 897–917 (2016). https://doi.org/10.1007/s00034-015-0088-3
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-015-0088-3