IMAPCAR: A 100 GOPS In-Vehicle Vision Processor Based on 128 Ring Connected Four-Way VLIW Processing Elements

1. Hart, J., et al. (2005). Implementation of a 4th-Generation 1.8 GHz Dual-Core SPARC V9 Microprocessor. ISSCC Digest of Technical Papers, 10(3), 186–187.

   Google Scholar 

2. Ikai, H., Usami, M., Ohta, M., Ohue, K., & Hidano, F. (2006). Obstacle sensor using stereo vision. In Proc. of ITS Congress.

3. Kuroda, I., & Kyo, S. (2007). Media processing LSI architectures for automotives—challenges and future trends—. IEICE Transactions on Electronics, E 90-C(10), 1850–1857.

   Article  Google Scholar 

4. Kondo, Y., et al. (2001). A 4GOPS 3Way-VLIW image recognition processor based on a configurable media-processor. ISSCC Digest of Technical Papers, 2001, 148–149.

   MathSciNet  Google Scholar 

5. Kyo, S., Sakurai, K., & Okazaki, S. (1999). A robust vehicle detecting and tracking system for wet weather conditions using the IMAP-VISION image processing board. Proc. of IEEE International Conference on ITS, pp. 423–428.

6. Kyo, S., Koga, T., Okazaki, S., Uchida, R., Yoshimoto, S., & Kuroda, I. (2003). A 51.2GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements. ISSCC Digest of Technical Papers, 1, 48–49.

   Article  Google Scholar 

7. Kyo, S., Arai, T., & Okazaki, S. (2005). An integrated memory array processor architecture for embedded image recognition systems, Proc. of the 32nd Annual International Symposium on Computer Architecture (ISCA), pp. 132–145.

8. Kyo, S., Koga, T., Lieske, H., Nomoto, S., & Okazaki, S. (2007). A mixed-mode parallel processor architecture for embedded systems. Proc. of ACM International Conference on Supercomputing, pp. 253–262, June.

9. Muramatsu, S., Otsuka, Y., Takenaga, H., Kobayashi, Y., Furusawa, I., & Monji, T. (2002). Image processor device for automotive vision systems. IEEE Intelligent Vehicle Symposium, 1, 121–126.

   Google Scholar 

10. Naffziger, S., et al. (2005). The implementation of a 2-core multi-threaded itanium-family processor. ISSCC Digest of Technical Papers, 10(1), 182–183.

    Google Scholar 

11. Okazaki, S., Kyo, S., & Hidano, F. (2006). IMAPCAR: a highly parallel integrated memory array processor for in vehicle image recognition applications. In Proc. of ITS Congress.

12. Shiota, T., et al. (2005). A 51.2 GOPS 1.0GB/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors. ISSCC Digest of Technical Papers, 10(7), 194–195.

    Google Scholar 

13. Sakurai, K., Kyo, S., & Okazaki, S. (2006). Implementation of overtaking vehicle detection using the IMAPCAR highly parallel image processor. In Proc. of ITS Congress.

14. Sun, Z., Bebis, G., & Miller, R. (2006). On-road vehicle detection: a review. IEEE Transactions on Pattern Analysis and Machine Intelligence, 28(5), 694–711 May.

    Article  Google Scholar 

15. Tanabe, J., et al. (2003). Visconti: multi-VLIW image recognition processor based on configurable processor. IEEE Custom Integrated Circuits Conference, 185–188.

16. Abbo, A., et al. (2007). XETAL-II:A 107 GOPS, 600 mW massively-parallel processor for video scene analysis. ISSCC Digest of Technical Papers, 270–271.

17. Chen, C., et al. (2008). iVisual: An intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor. ISSCC Digest of Technical Papers, pp. 306–307.

18. Kleihost, R. P., et al. (2001). Xetal: a low-power high performance smart camera processor. IEEE International Symposium on Circuits and Systems, 5, 215–218.

    Google Scholar 

19. Raab, W., et al. (2003). A 100-GOPS programmable processor for vehicle vision systems. IEEE Design & Test of Computers, 20(1), 8–16. doi:10.1109/MDT.2003.1173047.

    Article  Google Scholar 

Download references