Nothing Special   »   [go: up one dir, main page]
Skip to main content
Springer Nature Link
Log in

Performance study of an input and output queueing ATM switch with a window scheme and a speed constraint

  • Published:
Telecommunication Systems Aims and scope Submit manuscript

Abstract

In this paper, we study the performance of an input and output queueing switch with a window scheme and a speed constraint. The performance of a non-blocking ATM switch can usually be improved by increasing the switching speed. Also, the performance of a switch can be improved using a window scheme by relaxing the first-in-firstout (FIFO) queueing discipline in the input queue. Thus, one can expect that a combined scheme of windowing and a speed constraint can improve further the performance of the packet switch. Here, we analyze the maximum throughput of the input and output queueing switch with a speed constraint combined with windowing, and show that it is possible to obtain high throughput with a small increment of speed-up and window size. For analysis, we model the HOL queueing system as a virtual queueing system. By analyzing the dynamics of HOL packets in this virtual queueing model, we obtain the service probability of the HOL server as a function of output contention capabilities. Using the result, we apply the flow conservation relation to this model and obtain the maximum throughput. The analytical results are verified by simulation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. M.J. Karol, M.G. Hluchyi and S.P. Morgan, Input versus output queueing on a space-division packet switch, IEEE Trans. Commun. 35(1987)1347–1356.

    Article  Google Scholar 

  2. J.Y. Hui and E. Arthurs, A broadband packet switch for integrated transport, IEEE J. Select. Areas Commun. 5(1987)1264–1273.

    Article  Google Scholar 

  3. A. Pattavina and G. Bruzzi, Analysis of input and output queueing for non-blocking ATM switches, IEEE/ACM Trans. Networking 1(1993)314–327.

    Article  Google Scholar 

  4. M.K. Mehmat-Ali, M. Youssefi and H.T. Nguyen, The performance analysis and implementation of an input access scheme in a high-speed packet switch, IEEE Trans. Commun. 24(1994)3189–3199.

    Article  Google Scholar 

  5. P. Newman, A fast packet switch for the integrated services backbone network, IEEE J. Select. Areas Commun. 6(1988)1468–1479.

    Article  Google Scholar 

  6. Y. Oie, T. Suda, M. Murata and H. Miyahara, Survey of switching techniques in high-speed networks and their performance, Int. J. Satellite Commun. 9(1991)285–303.

    Google Scholar 

  7. J.S. Turner, Design of a broadcast packet switching network, IEEE Trans. Commun. 36(1988) 734–743.

    Article  Google Scholar 

  8. M.G. Hluchyi and M.J. Karol, Queueing in high performance packet switching, IEEE J. Select. Areas Commun. 6(1988)1587–1597.

    Article  Google Scholar 

  9. Y.J. Hui,Switching and Traffic Theory for Integrated Broadband Network (Kluwer, Boston, 1990).

    Google Scholar 

  10. K.W. Sarkies, The bypass queue in fast packet switching, IEEE Trans. Commun. 39(1991)766–774.

    Article  Google Scholar 

  11. T.T. Lee, A modular architecture for very large packet switches, IEEE Trans. Commun. 38(1990)1097–1106.

    Article  Google Scholar 

  12. G.Y. Lee and C.K. Un, Design and performance analysis of an asynchronous non-blocking switch with window policy, Telecom. Syst. 1(1993)77–97.

    Google Scholar 

  13. J.S. Choi and C.K. Un, Performance study of a preemptive priority packet switch with a window scheme, submitted to IEEE/ACM Trans. Networking.

  14. B. Bingham and H. Bussey, Reservation-based contention resolution mechanism for batcher-banyan packet switches, Electron. Lett. 24(1988)772–773.

    Google Scholar 

  15. A. Huang and S. Knauer, STARLITE; A wideband digital switch,Proc. GLOBECOM '84 (1984) pp. 121–125.

  16. L. Kleinrock,Queueing Systems, Vol. 1 (Wiley, 1975).

  17. J.S.-C. Chen and R. Guérin, Performance study of an input queueing packet switch with two priority classes, IEEE Trans. Commun. 39(1991)117–126.

    Article  Google Scholar 

  18. L. Kleinrock,Queueing Systems, Vol. 2 (Wiley, 1976).

  19. H. Takagi,Queueing Analysis, Vol. 1 (Elsevier, 1991).

  20. Y. Oie, M. Murata, K. Kubota and H. Miyahara, Performance analysis of nonblocking packet switch with input and output buffers, IEEE Trans. Commun. 40(1992)1294–1297.

    Article  Google Scholar 

  21. A.K. Gupta and N.D. Georganas, Analysis of a packet switch with input and output buffers and speed constraints,Proc. INFOCOM (1991) pp. 694–700.

  22. I. Iliadis, Performance of packet switch with input and output queueing under unbalanced traffic,Proc. INFOCOM (1992) pp. 743–752.

  23. J.S. Choi and C.K. Un, Performance study of a nonblocking ATM switch with a single plane or multiple planes combined with a window scheme, in preparation.

Download references

Author information

Authors and Affiliations

  1. Communications Research Laboratory, Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, 373-1 Kusong-Dong,Yusong-Gu, 305-701, Taejon, Korea

    Jin Seek Choi & Chong Kwan Una

Authors
  1. Jin Seek Choi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chong Kwan Una
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Choi, J.S., Una, C.K. Performance study of an input and output queueing ATM switch with a window scheme and a speed constraint. Telecommunication Systems 6, 289–300 (1996). https://doi.org/10.1007/BF02114299

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02114299

Keywords

Search

Navigation