Abstract
A logarithmic processor is proposed that uses external RAM for holding the table required for logarithmic subtraction. The proposed processor requires that the RAM be initialized before any computations occur. We give an algorithm to initialize the RAM using the limited arithmetic unit of the processor. The algorithm is ten times faster than a bit by bit computation of the logarithm and antilogarithm. Bounds are developed for comparing the error of this algorithm against the error of earlier algorithms. Simulation results show that this algorithm avoids catastrophic cancellation, and is as accurate as any previously known single precision algorith.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
E.E. Swartzlander and A.G. Alexopoulos, “The sign/logarithm number system”,IEEE Trans. Comput., vol. C-24, 1975, pp. 1238–1242.
M.G. Arnold, T.A. Bailey, and J.R. Cowles, “Improved accuracy for logarithmic addition in DSP applications”,Proc. IEEE Intl. Conf. on Acoust. Speech, Signal Proc., 1988, pp. 1714–1717.
H. Henkel, “Improved addition for the logarithmic number system”,IEEE Trans. on Acoust., Speech, and Signal Proc., vol. ASSP 37, 1989, pp. 301–303.
D. Lewis and L. Yu, “Algorithm design for a 30-bit integrated logarithmic processor”,Proc. 9th Symposium on Computer Arithmetic, 1989, pp. 192-199.
T. Stouraitis and F.J. Taylor, “Analysis of logarithmic number system processors”,IEEE Trans Circuit Syst., vol. CAS 35, 1988, pp. 519–527.
F.J. Taylor, R. Gill, J. Joseph, and J. Radke, “A 20 bit logarithmic number system processor”,IEEE Trans. on Computers, vol. C-37, 1988, pp. 190–199.
L.K. Yu, “The design and implementation of a 30 bit logarithmic number system processor”, M.A.Sc. Thesis, Univ. of Toronto, 1990.
J.D. Marasa and D.W. Matula, “A simulative study of correlated error in various finite-precision arthmetics”,IEEE Trans. Comput., vol. CC-22, 1973, pp. 587–597.
E.H. Bareiss and A.A. Grau, “Basics of the CRD computer”, Northwestern University ERDA Report COO-2280-25, August 1977.
N.G. Kingsbury and P.J.W. Rayner, “Digital filtering using logarithmetic arithmetic”,Electron. Lett., vol. 7, 1971, pp. 56–58.
S.C. Lee and A.D. Edgar, “The FOCUS number system”,IEEE Trans. Comput., vol. C-26, 1977, pp. 1167–1170.
E.E. Swartzlander, D. Chandra, T. Nagle, and S.A. Starks, “Sign/logarithm arithmetic for FFT implementation”,IEEE Trans. Comput., vol. C-32, 1983, pp. 526–534.
D.M. Lewis, “An architecture for addition and subtraction of long word length numbers in the logarithmic number system”,IEEE Trans. Comput., vol. 39, 1990, pp. 1325–1336.
M.G. Arnold, T.A. Bailey, J.R. Cowles, and J.J. Cupal, “Redundant logarithmic arithmetic”,IEEE Trans. Comput., vol. 39, 1990, pp. 1077–1086.
M.H. Andoyer, “Tables fondamentals pour les logarithmes d'addition et de soustraction”,Bulletin Astronomique, vol. 2, 1922, pp. 5–32.
S. Gundelfinger,Sechsstellige Gaussische und Siebenstellige Gemeine Logarithimen, 2nd ed. Leipzig: Verlag Von Veit, 1902.
J. Sherman and R.B. Ewell, “A six place table of the Einstein functions”,Journal of Physical Chemistry, vol. 46, 1942, pp. 641–662.
T.C. Chen, “Automatic computation of exponentials, logarithms, ratios, and square roots”,IBM Jour. Res. Develop., vol. 16, 1972, pp. 380–388.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Arnold, M.G., Bailey, T.A., Cowles, J.R. et al. Initializing RAM-based logarithmic processors. J VLSI Sign Process Syst Sign Image Video Technol 4, 243–252 (1992). https://doi.org/10.1007/BF00925125
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF00925125