Nothing Special   »   [go: up one dir, main page]
Skip to main content
Springer Nature Link
Log in

HIST: A hierarchical self test methodology for chips, boards, and systems

  • Self-test Systems
  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This article presents the HIST approach, which allows the automated insertion of self test hardware into hierarchically designed circuits and systems to implement the RUNBIST instruction of the IEEE 1149.1 standard. To achieve an optimal and throughout self testable system, the inherent design hierarchy is fully exploited. All chips and boards are provided with appropriate test controllers at each hierarchy level. The approach is able to detect all those faults, which are in the scope of the underlying self test algorithms. In this paper the hierarchical test architecture, the test controllers as well as all necessary synthesis procedures are presented. Finally a successful application of the HIST approach to a cryptography processor is described.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. M.A. Breuer, R. Gupta, and J.-C. Lien, “Concurrent Control of Multiple BIT Structures,”Proc. International Test Conference, pp. 431–442, September 1988.

  2. F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,”Proc. International Symposium on Circuits and Systems, pp. 1929–1934, May 1989.

  3. P. Brucker, “Scheduling,” Akademische Verlagsgesellschaft, Wiesbaden, pp. 1–64, 1981.

    Google Scholar 

  4. Cadence Design System Inc., “User Manuals,” Feb. 1992.

  5. C.L. Craig, C.R. Kime, and K.K. Saluja, “Test Scheduling and Control for VLSI Built-In Self-Test,”IEEE Transactions on Computers, Vol. C-37, No. 9, pp. 1099–1109, September 1988.

    Google Scholar 

  6. R. Dekker, F. Beenker, and L. Thijssen, “A Realistic Self-Test Machine for Static Random Access Memories,”Proc. International Test Conference, pp. 353–361, 1988.

  7. Electronic Design Interchange Format, Version 2 0 0, May 1987.

  8. O.F. Haberl, “A Methodology for the Automatic Synthesis of Hierarchically Self Testable Systems,” Ph.D. thesis at the University of Karlsruhe (in German), 1993.

  9. O.F. Haberl and Th. Kropf, “A Chip Solution to Hierarchical and Boundary-Scan Compatible Board Level BIST,”Second Great Lakes Symposium on VLSI, Kalamazoo, pp. 16–21, February 1992.

  10. O.F. Haberl and Th. Kropf, “A Methodology for the Insertion of a Hierarchical and Boundary-Scan Compatible Self Test,”10th IEEE VLSI Test Symposium, Atlantic City, pp. 37–42, April 1992.

  11. O.F. Haberl and Th. Kropf, “HIST: A Methodology for the Automatic Insertion of a Hierarchical Self Test,”Proc. International Test Conference, pp. 732–741, September 1992.

  12. O.F. Haberl and Th. Kropf, “A Chip for a Hierarchical Boundary-Scan Architecture,” BIST/DFT Workshop, Charleston, March 1993.

  13. O.F. Haberl and Th. Kropf, “A Chip for Supporting a Hierarchical and Boundary-Scan Compatible Self Test of Boards and Systems,” ITG/GI Workshop, Holzhao, March 1993 (in German).

  14. O.F. Haberl and Th. Kropf, “Self Testable Boards with Standard IEEE 1149.5 Module Test and Maintenance (MTM) Bus Interface,”Proc. European Test Conference, February/March 1994.

  15. O.F. Haberl and H.-J. Wunderlich, “The Synthesis of Self-Test Control Logic,”Proc. VLSI and Computers, CompEuro 89, pp. 5.134–5.136, May 1989.

    Google Scholar 

  16. O.F. Haberl and H.-J. Wunderlich, “HIST—Hierarchical Self Test,” Internal Report No. 1/90 of the computer science department at the University of Karlsruhe, 1990 (in German).

  17. IEEE Standard Test Access Port and Boundary-Scan Architecture,IEEE Std 1149.1–1990, February 1990.

  18. IEEE Standard Backplane Module Test and Maintenance (MTM) Bus Protocol, IEEE P1149.5.D0.9-6, August 1992.

  19. N. Jarwala and C.W. Yau, “A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Interconnects,”Proc. International Test Conference, pp. 63–70, August 1989.

  20. N. Jarwala and C.W. Yau, “Achieving Board-Level BIST Using the Boundary-Scan Master,”Proc. International Test Conference, pp. 649–658, October 1991.

  21. B. Könemann, J. Mucha, and G. Zwiehoff, “Built-In Logic Block Observation Techniques,”Proc. International Test Conference, pp. 37–41, 1979.

  22. A. Krasniewski and A. Albicki, “Self-Testing Pipelines,”Proc. International Conference on Computer Design, pp. 702–706, October 1985.

  23. A. Krasniewski and A. Albicki, “Automatic Design of Exhaustively Self-Testing Chips with BILBO Modules,”Proc. International Test Conference, pp. 362–371, November 1985.

  24. A. Krasniewski and S. Pilarski, “Circular Self-Test Path: A Low-Cost BIST Technique,”Proc. 24th Design Automation Conference, pp. 407–415, June/July 1987.

  25. D. Landis, C. Hudson, and P. McHugh, “Application of the IEEE P1149.5 Module Test and Maintenance Bus,”Proc. International Test Conference, pp. 984–992, September 1992.

  26. J.J. LeBlanc, “LOCST: A Built-In Self-Test Technique,”IEEE Design & Test of Computers Vol. 1, No. 4, pp. 45–52, November 1984.

    Google Scholar 

  27. J.-C. Lien and M.A. Breuer, “A Universal Test and Maintenance Controller for Modules and Boards,”IEEE Transactions on Industrial Electronics, Vol. 36, No. 2, pp. 231–240, May 1989.

    Google Scholar 

  28. J. Maierhofer, “Hierarchical Self-Test Concept based on the JTAG Standard,”Proc. International Test Conference. pp. 127–134, Sept. 1990.

  29. J.S. Matos, F.S. Pinto, and J.M.M. Ferreira, “A Boundary Scan Test Controller for Hierarchical BIST,”Proc. International Test Conference, pp. 217–223, September 1992.

  30. E.J. McCluskey, “Built-In Self-Test Techniques,”Design & Test of Computers, Vol. 2, No. 2, pp. 21–28, April 1995.

    Google Scholar 

  31. E.J. McCluskey, “Built-In Self-Test Structures,IEEE Design & Test of Computers, Vol. 2, No. 2, pp. 29–36. April 1985.

    Google Scholar 

  32. National Bureau of Standards, “Data Encryption Standard,” Federal Information Processing Standards Publication No. 46, January 1977.

  33. K.P. Parker and S. Oresjo, “A Language for Describing Boundary-Scan Devices,”Proc. International Test Conference, pp. 222–234, September 1990.

  34. R.P. van Riessen, H.G. Kerkhoff, and A. Kloppenburg, “Designing and Implementation an Architecture with Boundary-Scan,”IEEE Design & Test of Computers, Vol. 7, No. 1, pp. 9–19, February 1990.

    Google Scholar 

  35. P.T. Wagner, “Interconnect Testing with Boundary-Scan,”Proc. International Test Conference, pp. 52–57, September 1987.

Download references

Author information

Authors and Affiliations

  1. Institute for Computer Design and Fault Tolerance, University of Karlsruhe, P. O. Box 6980, 76128, Karlsruhe, Germany

    Oliver F. Haberl & Thomas Kropf

Authors
  1. Oliver F. Haberl
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Thomas Kropf
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Haberl, O.F., Kropf, T. HIST: A hierarchical self test methodology for chips, boards, and systems. J Electron Test 6, 85–106 (1995). https://doi.org/10.1007/BF00993132

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00993132

Keywords

Search

Navigation