Abstract
Among test techniques for analog circuits, DC test is one of the simplest method for BIST application since easy to integrate test pattern generator and response analyzer are conceivable. Precisely, this paper presents such an investigation for a CMOS operational amplifier that is latter extended to active analog filters. Since the computation of fault coverage is still a controversy question for analog cells, we develop first an evaluation technique for optimizing the tolerance band of the measurements to test. Then, using some DFT solutions we derive single DC pattern and discuss the minimal number of points to test for the detection of defects. A response analyzer is integrated with a Built-in Voltage Sensor (BIVS) and provides directly a logic pass/fail test result. Finally, the extra circuitry introduced by this BIST technique for analog modules does not exceed 5% of the total silicon area of the circuit under test and detects most of the faults.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
C.-L. Wey, “BIST Structure for Analog Circuit Fault Diagnosis,” IEEE. Trans. on Inst. and Meas., Vol. 39, pp. 517–521, 1990.
A.H. Bratt et al., “A Design-for-Test Structure for Optimising Analogue and Mixed Signal IC Test,” Proc. European Des. and Test Conf., 1995, pp. 24–33.
M. Soma, “A Design for Test Methodology for Active Analogue Filters,” Proc. Int. Test Conf., 1990, pp. 183–192.
M. Soma and V. Kolarik, “DFT Technique for Switched Capacitor Filters,” Proc. VLSI Test Symp., 1994, pp. 62–67.
J.L. Huertas, A. Rueda, and D. Vazquez, “Improving the Testability of Switched-Capacitor Filters,” Analogue Int. Circuits and Signal Proc., Vol. 4, No. 3, pp. 199–213, 1993.
A.K.B. A'Ain, A.H. Bratt, and A.P. Dorey, “Testing Analogue Circuits by Power Supply Voltage Control,” Electronics Lett., Vol. 30, pp. 214–215, 1994.
A.K.B. A'Ain, A.H. Bratt, and A.P. Dorey, “On the Development of Power Supply Voltage Control Technique for Analogue Circuits,” Proc. Asian Test Symp., Bangalore, India, 1995, pp. 133–139.
K. Baker et al., “Development of a Class 1 QTAG Monitor,” Proc. Int. Test Conf., 1994, pp. 213–222.
K. Baker et al., “Plug & Play I ddq Monitoring with QTAG,” Proc. Int. Test Conf., 1995, pp. 739–749.
A. Chatterjee, “Concurrent Error Detection and Fault-Tolerance in Linear Analog Circuits Using Continuous Checksums,” Proc. IEEE. Trans. on VLSI Syst., Vol. 1, pp. 138–150, 1993.
V. Kolarik, M. Lubaszewski, and B. Courtois, “Design Self-Exercising Analog Checkers,” Proc. VLSI Test Symp., 1994, pp. 252–257.
M. Slamani and B. Kaminska, “An Integrated Approach for Analog Circuit Testing with a Minimum Number of Detected Parameters,” Proc. Int. Test Conf., 1994, pp. 631–639.
L. Milor and V. Visvanathan, “Detection of Catastrophic Faults in Analog ICs,” IEEE Trans. on CAD, Vol. 8, No. 2, pp. 114–130, 1989.
A.P. Dorey and J.B. Hibbert, “Simplified Test Strategies for Analogue ICs,” Proc. European Test Conf., 1991, p. 494.
M. Soma, “Fault Coverage of DC Parametric Test for Embedded Analog Amplifiers,” Proc. Int. Test Conf., 1993, pp. 566–572.
W. Maly, “Inductive Fault Analysis of MOS ICs,” IEEE Design & Test of Computers, Vol. 2, 1985, pp. 300–309.
M.J. Ohletz, “Hybrid BIST for Mixed Analog/Digital ICs,” Proc. European Test Conf., 1991, pp. 307–316.
P. Banerjee and J. Abraham, “Fault Characterization of MOS VLSI circuits,” Proc. IEEE. Int. Conf. on Circuits and Computers, 1982, pp. 564–568.
A. Richardson et al., “The Application of I ddx Test Strategies in Analogue and Mixed Signal IC's,” Proc. Int. Mixed Signal Wkshp., Grenoble, France, 1995, pp. 206–211.
D. Mateo et al., “An Approach to the Analysis of the Current Testability of IC Analog Section,” Proc. Asian Test Symp., 1993, pp. 82–87.
J.S. Beasley et al., “I DD Pulse Response Testing of Analog and Digital CMOS Circuits,” Proc. Int. Test Conf., 1993, pp. 626–634.
H. Ihs and C. Dufaza, “Tolerance DC Bands of CMOS Operational Amplifier,” Proc. Asian Test Symp., Bangalore, India, 1995, pp. 140–144.
R. Gregorian and G.C. Temes, Analog MOS Integrated Circuits for Signal Processing, J. Wiley & Sons, New York, 1986.
H. Ihs and C. Dufaza, “Built-in Voltage Sensor for Self-Test of CMOS OA,” Proc. Int. Mixed Signal Testing Wkshp., Grenoble, France, 1995, pp. 252–256.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Dufaza, C., Ihs, H. A BIST-DFT technique for DC test of analog modules. J Electron Test 9, 117–133 (1996). https://doi.org/10.1007/BF00137569
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00137569