Abstract
Digital-to-Analog Converter (DAC) is an important element in many digital systems that demand high-performance data conversions. Due to factors like shrinking supply voltage and budget constraints, DAC highly relied on matched components to perform data conversion. In reality, matched components are nearly impossible to fabricate, because mismatch errors always occurred between designed and actual component value. Therefore, in this work, the Dynamic Element Matching (DEM) algorithm is used, known as Partial Binary Tree Network (PBTN). PBTN reduces the complexity of the circuit and produces an output signal with fewer glitches. In this work, the op-amp built by transistors is used as an output current magnifier. Results show the simulation of 10-bit 1-MSB PBTN DAC using a non-ideal op-amp produced a DNL of -0.182979 LSB, INL of -0.959287 LSB, and power consumption of 1.108 mW.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Galton, I.: Why dynamic-element-matching DACs Work. IEEE Trans. Circuits Syst. II Express Briefs 57, 69–74 (2010)
Robert Gregoire, B., Moon, U.K.: Reducing the effects of component mismatch by using relative size information. In: Proceeding of the IEEE International Symposium on Circuits and Systems, pp. 512–515 (2008)
Mustaffa, M.T., Lim, Y.C., Teh, C.Y.: Current steering digital analog converter with partial binary tree network (PBTN). Indonesian J. Elect. Eng. Comput. Sci. 5(3), 643–649 (2017)
William Yeap, K.S., Mustaffa, M.T.: A 0.13-um 6 to 8-bit PBTN DEM current steering DAC. IOSR J. VLSI Signal Process. 9(5), 1–10 (2019)
Byung-Do, Y., Bo-Seok, S.: 10-Bit 200MS/s current-steering DAC using data-dependent current-cell clock-gating. ETRI J. 35(1), 158–161 (2013)
Bruce, C., Ron, M.: Op-Amps for Everyone. 5th Edition. Newnes (2017)
Wei-Sheng, C., Min-Han, H., Shou-Hong, H., Szu-Yao, H., Charlie, C.-P.: A 10-bit Current-Steering DAC for Home Plug AV2 Power Line Communication System in 90nm CMOS. Institute of Electronics Engineering, National Taiwan University, Taiwan, R.O.C (2013)
Acknowledgments
The authors would like to thank Universiti Sains Malaysia for funding this work under Research University Individual (RUI) grant number (1001/PELECT/8014010) and CEDEC USM for providing the facilities to do this work.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Tan, Z.J., Mustaffa, M.T. (2022). A 10-Bit Partial Binary Tree Network DAC Utilizing Op-amp as an Output Current Magnifier. In: Mahyuddin, N.M., Mat Noor, N.R., Mat Sakim, H.A. (eds) Proceedings of the 11th International Conference on Robotics, Vision, Signal Processing and Power Applications. Lecture Notes in Electrical Engineering, vol 829. Springer, Singapore. https://doi.org/10.1007/978-981-16-8129-5_32
Download citation
DOI: https://doi.org/10.1007/978-981-16-8129-5_32
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-8128-8
Online ISBN: 978-981-16-8129-5
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)