Nothing Special   »   [go: up one dir, main page]

Skip to main content

FPGA-Based Hardware Implementation of JPEG XS Encoder

  • Conference paper
  • First Online:
Digital Multimedia Communications (IFTC 2022)

Abstract

JPEG (Joint Photographic Experts Group) XS is a new international standard targeting mezzanine compression with features of low complexity and low latency. It is designed extremely parallelizable and simple to implement on modern CPU, GPU, FPGA and ASIC. This paper proposes an efficient hardware JPEG XS encoder implementation. In this design, JPEG XS encoder is clearly decoupled into sub-modules that are pipelined and parallelized to effectively increase system throughput. The carefully crafted Rate Control module takes up a few cycles while reducing the use of hardware resources. The well-designed hardware architecture is suitable to be implemented using Xilinx HLS Tool and operates at 196 MHz on Alveo U50, achieving encoding speed of 8K 42 fps. The restored images usually yield a PSNR over 50 dB when bitrate is larger than 8.0 bpp.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Richter, T., Descampe, A., Keinert, J., Rouvroy, G.: Information technology—JPEG XS low-latency lightweight image coding system, Part 1: Core coding system. Standard, International Organization for Standardization, Geneva, CH (2022)

    Google Scholar 

  2. Descampe, A., et al.: JPEG XS—a new standard for visually lossless low-latency lightweight image coding. Proc. IEEE 109(9), 1559–1577 (2021)

    Article  Google Scholar 

  3. SMPTE Standard: Transport of high bit rate media signals over IP networks (HBRMT). The Society of Motion Picture and Television Engineers 16 (2022)

    Google Scholar 

  4. ISO, I.S., JTC, I., et al.: Information technology-jpeg 2000 image coding system-part 1: Core coding system. ISO/IEC 15444-1 (2001)

    Google Scholar 

  5. RDD 36:2015 - SMPTE registered disclosure doc - apple prores bitstream syntax and decoding process. RDD 36:2015, pp. 1–39 (2016)

    Google Scholar 

  6. Walls, F.G., MacInnis, A.S.: Vesa display stream compression for television and cinema applications. IEEE J. Emerg. Sel. Top. Circuits Syst. 6(4), 460–470 (2016)

    Article  Google Scholar 

  7. Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649–1668 (2012)

    Article  Google Scholar 

  8. Richter, T., Keinert, J., Descampe, A., Rouvroy, G.: Entropy coding and entropy coding improvements of JPEG XS. In: 2018 Data Compression Conference, pp. 87–96. IEEE (2018)

    Google Scholar 

  9. Bruns, V., Richter, T., Ahmed, B., Keinert, J., Fößel, S.: Decoding JPEG XS on a GPU. In: 2018 Picture Coding Symposium (PCS), pp. 111–115. IEEE (2018)

    Google Scholar 

  10. Keinert, J., Lorent, J., Descampe, A., Rouvroy, G., Fößel, S.: Introduction to JPEG XS-the new low complexity codec standard for professional video production. IBC Technical Paper (2017)

    Google Scholar 

  11. Kiku, D., Monno, Y., Tanaka, M., Okutomi, M.: Beyond color difference: residual interpolation for color image demosaicking. IEEE Trans. Image Process. 25(3), 1288–1300 (2016)

    MathSciNet  MATH  Google Scholar 

  12. Richter, T., Descampe, A., Keinert, J., Rouvroy, G.: Information technology—JPEG XS low-latency lightweight image coding system—Part 5: Reference software. Standard, International Organization for Standardization, Geneva, CH (2020)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Li Chen .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Yang, D., Chen, L. (2023). FPGA-Based Hardware Implementation of JPEG XS Encoder. In: Zhai, G., Zhou, J., Yang, H., Yang, X., An, P., Wang, J. (eds) Digital Multimedia Communications. IFTC 2022. Communications in Computer and Information Science, vol 1766. Springer, Singapore. https://doi.org/10.1007/978-981-99-0856-1_14

Download citation

  • DOI: https://doi.org/10.1007/978-981-99-0856-1_14

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-99-0855-4

  • Online ISBN: 978-981-99-0856-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics