Abstract
It is anticipated that high-performance handheld multi-core devices will be used as WSN processing nodes in the near future. Reducing execution time by deploying parallel applications on multi-core platforms comes at the cost of increasing power consumption compared to using fewer cores. This paper focuses on such tradeoff between power consumption and execution time and subsequently achieves maximal energy saving when executing applications in parallel. Based on the experiments on a multi-core platform, we can verify that parallel execution with frequency scaling is an effective approach at the application level in order to reduce energy consumption.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Huang, X., Li, K., Li, R.: A Energy Efficient Scheduling Base on Dynamic Voltage and Frequency Scaling for Multi-core Embedded Real-Time System. In: Hua, A., Chang, S.-L. (eds.) ICA3PP 2009. LNCS, vol. 5574, pp. 137–145. Springer, Heidelberg (2009)
Levy, M., Conte, T.: Embedded Multicore Processors and Systems. IEEE Micro. 29(3), 7–9 (2009)
Kumar, V., Grama, A., Gupta, A., Karypis, G.: Introduction to Parallel Computing – Design and Analysis of Algorithms. The Benjamin/Cummings Pub. Co. Inc. (1993)
Castells-Rufas, D., Joven, J., Carrabina, J.: Scalability of a Parallel JPEG Encoder on Shared Memory Architectures. In: ICPP 2010 Pub., pp. 13–16 (2010)
Li, J., Martınez, J.: Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. In: International Symposiumon High-Performance Computer Architecture, pp. 77–87 (2006)
Herbert, S., Marculescu, D.: Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In: ISLPED Pub., pp. 38–43 (2007)
Dwokin, M.: Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality, NIST Pub. 800-38C (2002)
POSIX Threads Programming (2006), http://www.llnl.gov/computing/tutorials/pthreads
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lee, S., Kim, H., Chung, Y. (2014). Power-Time Tradeoff of Parallel Execution on Multi-core Platforms. In: Park, J., Adeli, H., Park, N., Woungang, I. (eds) Mobile, Ubiquitous, and Intelligent Computing. Lecture Notes in Electrical Engineering, vol 274. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40675-1_25
Download citation
DOI: https://doi.org/10.1007/978-3-642-40675-1_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40674-4
Online ISBN: 978-3-642-40675-1
eBook Packages: EngineeringEngineering (R0)