Static Patterns Matching for High Speed Networks

1. SNORT Network Intrusion Detection System, www.snort.org

2. Floyd, R.W., Ullman, J.D.: The Compilation of Regular Expressions into Integrated Circuits. Journal of ACM 29(3), 603–622 (1982)

   Article  MathSciNet  MATH  Google Scholar 

3. Sidhu, R., Prasanna, V.K.: Fast Regular Expression Matching Using FPGAs. In: Field-Programmable Custom Computing Machines (FCCM 2001), pp. 227–238 (2001)

   Google Scholar 

4. Hutchings, B.L., Franklin, R., Carver, D.: Assisting Network Intrusion Detection with Reconfigurable Hardware. In: 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), p. 111 (2002)

   Google Scholar 

5. Clark, C.R., Schimmel, D.E.: Scalable Pattern Matching for High Speed Networks. In: Field-Programmable Custom Computing Machines (FCCM 2004), pp. 249–257 (2004)

   Google Scholar 

6. Gokhale, M., Dubois, D., Dubois, A., Boorman, M., Poole, S., Hogsett, V.: Granidt: Towards Gigabit Rate Network Intrusion Detection Technology. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 404–413. Springer, Heidelberg (2002)

   Chapter  Google Scholar 

7. Sourdis, I., Pnevmatikatos, D.: Fast, Large-Scale String Match for a 10 Gbps FPGA-based Network Intrusion Detection System. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 195–207. Springer, Heidelberg (2003)

   Chapter  Google Scholar 

8. Yu, F., Katz, R.H., Lakshman, T.V.: Gigabit rate packet patternmatching using TCAM. In: Proc. 12th IEEE Int. Conf. Netw. Protocols (ICNP), pp. 174–183 (2004)

   Google Scholar 

9. Dharmapurikar, S., Krishnamurthy, P., Sproull, T., Lockwood, J.: Deep packet inspection using parallel bloom filters. In: Proc. 11th Symp. High Perform. Interconnects, pp. 44–53 (August 2003)

   Google Scholar 

10. Lockwood, J.W., Moscola, J., Kulig, M., Reddick, D., Brooks, T.: Internet worm and virus protection in dynamically reconfigurable hardware. Presented at the Military Aerosp. Program. Logic Device (MAPLD), Washington, DC, p. E10 (September 2003)

    Google Scholar 

11. Cho, Y.H., Navab, S., Mangione-Smith, W.H.: Specialized Hardware for Deep Network Packet Filtering. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 452–461. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

12. Moscola, J., Lockwood, J., Loui, R.P., Pachos, M.: Implementation of a Content-Scanning Module for an Internet Firewall. In: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 31–38 (2003)

    Google Scholar 

13. Hwang, W.J., Ou, C.M., Shih, Y.N., Lo, C.T.D.: High throughput and low area cost FPGA-based signature match circuit for network Intrusion detection. Journal of the Chinese Institute of Engineers 32, 397–405 (2009)

    Article  Google Scholar 

14. Chang, Y.-K., Chang, C.-R., Su, C.-C.: The Cost Effective Pre-processing Based NFA Pattern Matching Architecture for NIDS. In: Proceedings of the 2010 (2010)

    Google Scholar 

15. Long, L.H., Hieu, T.T., Tai, V.T., Hung, N.H., Thinh, T.N., Vu, D.D.A.: Eceb: Enhanced constraint repetition block for regular expression matching on FPGA. ectithailandorg, pp. 65–74 (2010)

    Google Scholar 

16. Chasaki, D., Wolf, T.: Fast regular expression matching in hardware using NFA-BDD combination. In: Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2010, pp. 12:1–12:2. ACM, New York (2010)

    Google Scholar 

17. Nakahara, H., Sasao, T., Matsuura, M.: A regular expression matching circuit based on a modular non-deterministic finite automaton with multi-character transition. In: The 16th Workshop on Synthesis and System Integration of Mixed Information Technologies, Ballroom, pp. 359–364 (2010)

    Google Scholar 

Download references