Abstract
Deep research of a kind of DVR system is made in this article. The collection module of DVR system is implemented in FPGA with detailed scheme design, and collection method of high speed GigE camera is proposed. Finally, system debug and measurement result is analyzed and feasibility of practical application is demonstrated.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Tong, W.F., Hu, F.M., Yang, Y.F.: Real-time video collection system design based on DSP and FPGA. Application of Electronic Components 9, 5–7 (2009)
Sun, H., Chen, A., Hu, Y.M.: Common video processing platform design based on DSP and FPGA. Electronic Design Engineering 6, 41–43 (2009)
Zhang, Y.: Design and application of PLD. Machinery Industry Press, Beijing (2003)
Zhan, J.P., Li, P.: GigE implementation scheme based on Altera FPGA. Electronic Design Engineering 2, 50–52 (2009)
EDA pioneer workshop: Design of FPGA/CPLD. Posts & Telecom Press, Beijing (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Xie, M., Wu, P., Peng, K., Zhang, J. (2011). Design and Implementation of Collection Module in Onboard DVR System Based on FPGA. In: Lin, S., Huang, X. (eds) Advances in Computer Science, Environment, Ecoinformatics, and Education. CSEE 2011. Communications in Computer and Information Science, vol 217. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23339-5_104
Download citation
DOI: https://doi.org/10.1007/978-3-642-23339-5_104
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23338-8
Online ISBN: 978-3-642-23339-5
eBook Packages: Computer ScienceComputer Science (R0)