Abstract
Differential signaling has been a major challenge in design automation. The routing of differential pairs requires a suitable pin assignment of the respective nets. However, current automatic pin assignment algorithms lack the ability to consider differential pairs. We present a methodology to include differential pairs during pin assignment. Our solution can be applied to automatic or manual pin assignment processes without changing the methodologies already in place. This universality is achieved by using any established pin assignment approach as a black box, which is extended by pre and post processing steps. Extensive studies in industrial design flows show that our differential pair methodology does not compromise pin assignment quality with the added benefit of effective differential pair allocations.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Nakagawa, K., Watanabe, M., et al.: Giga-hertz electrical characteristics of flip-chip BGA package exceeding 2,000 pin counts. In: 54th Conference Proceedings of Electronic Components and Technology, vol. 1, pp. 334–341 (2004)
Yuan, W., Pang, K.H., et al.: Electrical analysis and design of differential pairs used in high-speed flip-chip BGA packages. In: 17th International Zurich Symposium on Electromagnetic Compatibility 2006, pp. 578–581 (2006)
Westra, J., Groeneveld, P.: Post-placement pin optimization. In: IEEE Computer Society Annual Symposium on VLSI, pp. 238–243 (2005)
Westra, J., Groeneveld, P.: Towards integration of quadratic placement and pin assignment. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI 2005, pp. 284–286 (2005)
Xiang, H., Tang, X., Wong, D.F.: An algorithm for integrated pin assignment and buffer planning. In: Proceedings of 39th Design Automation Conference, pp. 584–589 (2002)
Xiang, H., Tang, X., Wong, D.F.: Min-cost flow-based algorithm for simultaneous pin assignment and routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22(7), 870–878 (2003)
Meister, T., Lienig, J., Thomke, G.: Novel Pin Assignment Algorithms for Components with Very High Pin Counts. In: Proceedings of Design, Automation and Test in Europe, DATE 2008, pp. 837–842 (2008)
Chen, S., Tseng, W., Yan, J., Chen, S.: Printed circuit board routing and package layout codesign. In: APCCAS 2002, vol. 1, pp. 155–158 (2002)
Kubo, Y., Takahashi, A.: A global routing method for 2-layer ball grid array packages. In: Proceedings of the 2005 ISPD, pp. 36–43 (2005)
Yu, M., Dai, W.W.-M.: Pin assignment and routing on a single-layer pin grid array. In: Proceedings of the ASP-DAC 1995/CHDL 1995/VLSI 1995, pp. 203–208 (1995)
Galil, Z.: Efficient algorithms for finding maximum matching in graphs. ACM Comput. Surv. 18(1), 23–38 (1986)
Gabow, H.N.: An efficient implementation of Edmonds algorithm for maximum matching on graphs. Journal of the ACM 23(2), 221–234 (1976)
Choi, S., Lee, H., Park, H.: A three-data differential signaling over four conductors with pre-emphasis and equalization: a CMOS current mode implementation Solid-State Circuits. IEEE Journal of Solid-State Circuits 41, 633–641 (2006)
Sherwani, N.A.: Algorithms for VLSI Physcial Design Automation. Kluwer Academic Publishers, Dordrecht (1998)
Westra, J., Groeneveld, P.: Towards integration of quadratic placement and pin assignment. In: IEEE Computer Society Annual Symposium on VLSI, Proceedings, pp. 284–286 (2005)
Xiang, H., Tang, X., Wong, M.: Min-cost flow-based algorithm for simultaneous pin assignment and routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22, 870–878 (2003)
Lienig, J.: Layoutsynthese elektronischer Schaltungen (Algorithms in Physical Design). Springer, Heidelberg (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 IFIP
About this paper
Cite this paper
Meister, T., Lienig, J., Thomke, G. (2010). Universal Methodology to Handle Differential Pairs during Pin Assignment. In: Piguet, C., Reis, R., Soudris, D. (eds) VLSI-SoC: Design Methodologies for SoC and SiP. VLSI-SoC 2008. IFIP Advances in Information and Communication Technology, vol 313. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12267-5_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-12267-5_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12266-8
Online ISBN: 978-3-642-12267-5
eBook Packages: Computer ScienceComputer Science (R0)