Abstract
Voltage scaling is the most effective solution in building energy efficient digital circuits. Reduction of the supply voltage (with a fixed threshold voltage) results in a quadratic reduction of dynamic energy at the expense of decreased performance. In this work, we investigate performances of CPAL (Complementary Pass-transistor Adiabatic Logic) circuits operating in near-threshold and super-threshold regions. The impacts on both energy efficiency and robustness are also discussed. Compressor 4:2 circuits using standard static CMOS, medium-voltage static CMOS, standard CPAL and medium-voltage CPAL are verified. The results show that the energy consumption of the medium-voltage CPAL circuits is greatly reduced with high robustness and reasonable speed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Wang, A., Calhoun, B.H., Chandrakasan, A.P.: Sub-threshold Design for Ultra Low-Power Systems, pp. 12–102. Springer, Heidelberg (2006)
Bol, D., Flandre, D., Legat, J.-D.: Technology Flavor Selection and Adaptive Techniques for Timing-Constrained 45nm Subthreshold Circuits. In: Proc. ACM/IEEE Int. Symp. Low-Power Electron, pp. 21–26 (2009)
Dreslinski, R., Wieckowski, M., Blaauw, D., Sylvester, D., Mudge, T.L.: Near-Threshold Computing: Reclaiming Moore’s Law Through Energy Efficient Integrated Circuits. Proceedings of the IEEE 98, 253–266 (2010)
Hu, J.P., Xu, T.F., Li, H.: A Lower-Power Register File Based on Complementary Pass-Transistor Adiabatic Logic. IEICE Transactions on Information and Systems E88-D, 1479–1485 (2005)
Hu, J.P., Yu, X.Y.: Near-Threshold Adiabatic Flip-Flops Based on PAL-2N Circuits in Nanometer CMOS Processes. In: 2010 Pacific-Asia Conference on Circuits, Communications and System, PACCS 2010 (2010)
Zhao, W., Cao, Y.: New Generation of Predictive Technology Model for Sub-45nm Design Exploration. In: Proc. ISQED, pp. 585–590 (2006)
Liu, B.B., Hu, J.P.: Tree Multipliers with Modified Booth Algorithm based on Adiabatic. In: 12th International Symposium on Integrated Circuits (ISIC), pp. 302–305 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hu, J., Liu, B. (2011). Energy Efficient Medium-Voltage Circuits Based on Adiabatic CPL. In: Qi, L. (eds) Information and Automation. ISIA 2010. Communications in Computer and Information Science, vol 86. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19853-3_80
Download citation
DOI: https://doi.org/10.1007/978-3-642-19853-3_80
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19852-6
Online ISBN: 978-3-642-19853-3
eBook Packages: Computer ScienceComputer Science (R0)