Abstract
In Network-on-Chip (NoC), Time-Division-Mutiplexing (TDM) Virtual Circuit (VC) is well recognized as being capable to provide guaranteed services in both latency and bandwidth. We propose a method of modeling TDM based VC by using Network Calculus. We derive a tight upper bound of end-to-end delay and buffer requirement for indivdual VC. The performance analysis using Latency-Rate server is also presented in comparsion with our Performance model for TDM Virtual Circuit in NoCs (Pemvin). We conducted experiments on comparing Pemvin to the Latency-Rate server model. Our experiment results show the improvement of Pemvin on tightening the upper bound of end-to-end delay and buffer requirement.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Goossens, K., Dielissen, J., Radulescu, A.: The \(\AE\)thereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers 22(5), 21–31 (2005)
Wang, Y., Zhou, K., Lu, Z., Yang, H.: Dynamic TDM Virtual Circuit Implementation for NoCs. In: Proceedings of Asia-Pacific Conference on Circuits and Systems (APCCAS 2008), IEEE Conferences, China (2008)
Lu, Z., Jantsch, A.: Slot Allocation for TDM Virtual-Circuit Configuration for Network-on-Chip. In: Proceedings of the 2007 International Conference on Computer-Aided Design (ICCAD 2007), IEEE Conferences, USA (2007)
Boudec, J.Y., Thiran, P.: Network Calculus. LNCS, vol. 2050. Springer, Heidelberg (2001)
Tong, L., Lu, Z., Zhang, H.: Exploration of Slot Allocation for On-Chip TDM Virtual Circuits. In: The 12th EUROMICRO Conference on Digital System Design (DSD 2009), IEEE Conferences, Greece (2009)
Stiliadis, D., Varma, A.: Latency-Rate Servers: A General Model for Analysis of Traffic Scheduling Algorithms. Computer Engineering Department University of California Santa Cruz (1995)
Millberg, M., Nilsson, E., Thid, R., Jantsch, A.: Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In: Proceedings of the Design Automation and Test in Europe Conference, IEEE Conferences, France, vol. 2, pp. 890–895 (2004)
Coenen, M., Murali, S., Radulescu, A., Goossens, K., Micheli, G.: A buffer-sizing algorithm for networks on chip using TDMA and creditbased end-to-end flow control. In: Proceedings of International Conference on Hardware/Software Codesign and System Synthesis, Korea (2006)
Lu, Z., Jantsch, A.: TDM virtual-circuit configuration for Network-on-chip. In: Proceedings of the 2007 International Conference on Computer-Aided Design (ICCAD 2007), IEEE Conferences, USA (2007)
Lu, Z., Brachos, D., Jantsch, A.: A Flow Regulator for On-Chip Communication. In: The 22nd IEEE International SoC Conference (SoCC 2009), IEEE Conferences, UK (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 IFIP International Federation for Information Processing
About this paper
Cite this paper
Chen, Z., Jantsch, A. (2010). A Worst Case Performance Model for TDM Virtual Circuit in NoCs. In: Ding, C., Shao, Z., Zheng, R. (eds) Network and Parallel Computing. NPC 2010. Lecture Notes in Computer Science, vol 6289. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15672-4_38
Download citation
DOI: https://doi.org/10.1007/978-3-642-15672-4_38
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15671-7
Online ISBN: 978-3-642-15672-4
eBook Packages: Computer ScienceComputer Science (R0)