Abstract
The effort of verifying state-of-the-art hardware designs undeviatingly increases with the complexity of those designs. The design’s state space, directly related to its complexity, grows exponentially, while the computational performance for verifying the design grows only linearly. This so-called verification gap can, for example, be met by using methods such as assertion-based verification (ABV), which can be used for both specifying the system’s properties as well as verifying the relating implementation during simulation phase.
In this paper, we present an open-source tool which generates synthesizable HDL code from assertions specified in the Property Specification Language (PSL). This is done by first reducing the PSL formulas into base cases, called PSL min , and then generating automata which can be transformed to synthesizable HDL code and therefore into hardware.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Accellera: Property Specification Language Reference Manual (September 2004)
Boulé, M., Zilic, Z.: Efficient automata-based assertion-checker synthesis of PSL properties. In: Proceedings of the 2006 IEEE International High Level Design Validation and Test Workshop (HLDVT 2006), pp. 69–76 (2006)
Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT Press, Cambridge (1999)
Eisner, C., Fisman, D.: A Practical Introduction to PSL. Springer Science+Business Media LLC, 223 Spring Street, New York, NY 10013, USA (2006)
Abarbanel, Y., et al.: FoCs: Automatic generation of simulation checkers from formal specifications. In: Emerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 538–542. Springer, Heidelberg (2000)
Findenig, R.: Behavioral synthesis of PSL assertions. Master’s thesis, Upper Austrian University of Applied Sciences, Hagenberg (July 2007)
Findenig, R., Eibensteiner, F., Pfaff, M.: Echtzeit-Überwachung von Hard- und Software mit PSL. In: Tagungsband Austrochip 2008, October 2008, pp. 44–47 (2008)
Pfaff, M.: Verfahren zur beschleunigten systemsimulation mit vhdl durch integration von externen hardware/software-komponenten. In: Reihe, C. (ed.) Schriften der Johannes Kepler Universität Linz, Technik und Naturwissenschaften. Universitätsverlag Rudolf Trauner (1999)
Ruah, S., Fisman, D., Ben-David, S.: Automata construction for on-the-fly model checking PSL safety simple subset. Technical Report H-0234, IBM Haifa Research Lab, Haifa (April 2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Eibensteiner, F., Findenig, R., Pfaff, M. (2009). SynPSL: Behavioral Synthesis of PSL Assertions. In: Moreno-Díaz, R., Pichler, F., Quesada-Arencibia, A. (eds) Computer Aided Systems Theory - EUROCAST 2009. EUROCAST 2009. Lecture Notes in Computer Science, vol 5717. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04772-5_10
Download citation
DOI: https://doi.org/10.1007/978-3-642-04772-5_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04771-8
Online ISBN: 978-3-642-04772-5
eBook Packages: Computer ScienceComputer Science (R0)