Abstract
Recently, metro-on-chip technique has been presented to improve the congestion of design by serializing parallel wires via delay insensitive asynchronous serial transceivers. In this paper, metro-on-chip technique is improved in terms of routability and computation time and also its impact on routability is examined. Finally, it is evaluated in 130nm technology. Experimental results show that for attempted benchmarks, congestion and routability are improved by 15.54% and 21.57% on average, respectively. Total wire length is reduced up to 6.3% with a slightly increasing in power consumption (0.12% on average).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Carloni, L.P., Sangiovani-Vincentelli, A.L.: On-chip Communication Design: Roadblocks and Avenues. In: CODES+ISSS, pp. 75–76 (2003)
Bjerregaard, T., Mahadeven, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys 38(1), 1–51 (2006)
Meincke, T., et al.: Globally Asynchronous Locally Synchronous Architecture for Large High-performance ASICs. In: International Symposium on Circuits and Systems, pp. 512–515 (1999)
Lee, S.J., Kim, K., Kim, H., Cho, N., Yoo, H.J.: Adaptive Network-on-Chip with Wave-front Train Serialization Scheme. In: VLSI Circuits, pp. 104–107 (2005)
Teifle, J., Manohar, R.: A High-speed Clockless Serial Link Transceiver. In: International Symposium on Asynchronous Design, pp. 151–161 (2003)
Dobkin, R., Kolodny, A., Morgenshtein, A.: Fast Asynchronous Bit-serial Interconnects for Network-on-Chip. In: International Symposium on Asynchronous Design, pp. 117–127 (2006)
Jahanian, A., Saheb Zamani, M.: Metro-on-Chip: an Efficient Physical Design Technique for Congestion Reduction. IEICE Electronics Express 4(16), 510–516 (2007)
Taghavi, T., Yang, T., Choi, B.-K.: Dragon2005: Large Scale Mixed Size Placement Tool. In: International Symposium on Asynchronous Design, pp. 245–247 (2005)
IWLS Benchmarks, http://iwls.org/iwls2005/benchmarks.html
Saeedi, M., Saheb Zamani, M., Jahanian, A.: Prediction and Reduction of Routing Congestion. In: International Symposium on Physical Design, pp. 72–77 (2006)
STD-Cell PathFinder Global router (2007), http://ceit.aut.ac.ir/~eda
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jahanian, A., Saheb Zamani, M., Rezvani, M., Najibi, M. (2008). Evaluating the Metro-on-Chip Methodology to Improve the Congestion and Routability. In: Sarbazi-Azad, H., Parhami, B., Miremadi, SG., Hessabi, S. (eds) Advances in Computer Science and Engineering. CSICC 2008. Communications in Computer and Information Science, vol 6. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-89985-3_84
Download citation
DOI: https://doi.org/10.1007/978-3-540-89985-3_84
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-89984-6
Online ISBN: 978-3-540-89985-3
eBook Packages: Computer ScienceComputer Science (R0)