Streaming Systems in FPGAs

1. Gordon, M., Thies, W., Amarasinghe, S.: Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In: International Conference on Architectural Support for Programming Languages and Operating Systems (October 2006)

   Google Scholar 

2. Taylor, M.B., et al.: Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In: Proceedings of International Symposium on Computer Architecture (June 2004)

   Google Scholar 

3. Heithecker, S., do Carmo Lucas, A., Ernst, R.: A high-end real-time digital film processing reconfigurable platform. EURASIP Journal on Embedded Systems 2007, 15 (2007) doi:10.1155/2007/85318

   Google Scholar 

4. Kahn, G.: The semantics of a simple language for parallel programming. In: Proceedings of the IFIP Congress, International Federation for Information Processing, pp. 471–475. North-Holland, Amsterdam (1974)

   Google Scholar 

5. Kahn, G., MacQueen, D.B.: Coroutines and networks of parallel processes. In: Proceedings of the IFIP Congress, pp. 993–998. North-Holland, Amsterdam (1977)

   Google Scholar 

6. Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: System design using kahn process networks: The compaan/laura approach. In: Proceedings of the Design Automation and Test in Europe (DATE) IEEE Computer Society, Los Alamitos (2004)

   Google Scholar 

7. DeHon, A., et al.: Stream computations organized for reconfigurable execution. Journal of Microprocessors and Microsystems 30(6), 334–354 (2006)

   Article  Google Scholar 

8. Hwang, J., Milne, B., Shirazi, N., Stroomer, J.D.: System level tools for DSP in FPGAs. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 534–543. Springer, Heidelberg (2001)

   Chapter  Google Scholar 

9. Eker, J., Janneck, J.: CAL language report: Specification of the CAL actor language. Technical Memorandum UCB/ERL 03/48, Electronics Research Lab, Department of Electrical Engineering and Computer Sciences, University of California Berkeley, CA 94720, USA (December 2003)

   Google Scholar 

10. Bhattacharya, B., Bhattacharyya, S.S.: Parameterized dataflow modeling for DSP systems. IEEE Transactions on Signal Processing 49(10), 2408–2421 (2001)

    Article  MathSciNet  Google Scholar 

11. Neuendorffer, S., Lee, E.A.: Hierarchical reconfiguration of dataflow models. In: Proceedings of the Conference on Methods and Models for Codesign (MEMOCODE) (June 2004)

    Google Scholar 

12. Snider, G.: Performance-constrained pipelining of software loops onto reconfigurable hardware. In: Proceedings of the Symposium on Field-programmable Gate Arrays (FPGA), pp. 177–186 (2002)

    Google Scholar 

13. Kathail, V., Aditya, S., Schreiber, R., Rau, B.R.B., Cronquist, D., Sivaraman, M.: PICO (Program In, Chip Out): Automatically Designing Custom Computers. IEEE Computer 35(9), 39–47 (2002)

    Google Scholar 

14. Haubelt, C., Falk, J., Keinert, J., Schlichter, T., Streubühr, M., Deyhle, A., Hadert, A., Teich, J.: A SystemC-based Design Methodology for Digital Signal Processing Systems. EURASIP Journal on Embedded Systems, Special Issue on Embedded Digital Signal Processing Systems 2007, 22 (2007) doi:10.1155/2007/47580

    Google Scholar 

15. de Kock, E., Essink, G., Smits, W., van der Wolf, P., Brunel, J., Kruijtzer, W., Lieverse, P., Vissers, K.: YAPI: Application modeling for signal processing systems. In: Proceedings of the Design Automation Conference (DAC), pp. 402–405 (June 2000)

    Google Scholar 

16. Neuendorffer, S., Epifanio, C.: Generalizing partial reconfiguration designs. In: Proceedings of the Software Defined Radio Technical Conference (SDRForum) (November 2007)

    Google Scholar 

Download references