Abstract
Future very high end systems, petaflops computers, will be megaprocessors or megacores with a million or more active processors. This can be derived both by extrapolation of the processor number of the leading systems in the TOP500 and by the consideration of multi- and many-core microprocessors for energy efficiency reasons. Part of processors could also be application specific accelerators as latest microprocessor architectures support interfaces to such devices. The large number of processors will also impose fault tolerance strategies making the system architectures highly heterogeneous and dynamic. To sum up: petaflops systems will be massively parallel and use heterogeneous and dynamic processor arrangements. Such architectures pose the question of scalability and programmability in general. The talk describes the challanges of such systems for existing application programs, programming languages and models as well as programming tools.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bode, A. (2007). Scalability for Petaflops systems. In: Xu, M., Zhan, Y., Cao, J., Liu, Y. (eds) Advanced Parallel Processing Technologies. APPT 2007. Lecture Notes in Computer Science, vol 4847. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-76837-1_1
Download citation
DOI: https://doi.org/10.1007/978-3-540-76837-1_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-76836-4
Online ISBN: 978-3-540-76837-1
eBook Packages: Computer ScienceComputer Science (R0)