Abstract
The design of reconfigurable systems is a hard task due to a huge amount of optimization trade-offs and constraints. Deficiencies at the higher level of conceptual decisions may result in critical bottlenecks of the system implementation. This paper explores the design space and performance evaluation criteria of reconfigurable systems and introduces a concept for an evaluation framework based on these explorations helping to avoid such deficiencies.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Guccione, S.A., Gonzalez, M.J.: Classification and Performance of Reconfigurable Architectures. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975, pp. 439–448. Springer, Heidelberg (1995)
Wittig, R., Chow, P.: OneChip: An FPGA Processor With Reconfigurable Logic. In: Proceedings of FCCM 1996, pp. 126–135 (April 1996)
DeHon, A.: Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology, Artificial Intelligence Laboratory, A. I. Technical Report No. 1586 (October 1996)
Radunović, B., Multinovic, V.: A Survey of Reconfigurable Computing Architectures. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 376–385. Springer, Heidelberg (1998)
Iseli, C.: Spyder: A Reconfigurable Processor Development System, Ph.D. thesis, Département d’Informatique, École Polytechnique de Lausanne (1996)
Kress, R.: A Fast Reconfigurable ALU for Xputers, Ph.D. thesis, University of Kaiserslautern (1996)
Wirthlin, M.J.: Improving Functional Density Through Run-Time Circuit Reconfiguration, Ph.D. thesis, Brigham Young University (1997)
Köhler, S., Sawitzki, S., Gratz, A., Spallek, R.G.: Digital Signal Processing with General Purpose Microprocessors, DSP and Reconfigurable Logic. In: Proceedings of IPPS/SDPS 1999, Reconfigurable Architectures Workshop (April 1999)
Robinson, D., McGregor, G., Lysaght, P.: New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 1–8. Springer, Heidelberg (1998)
Sentovich, E.M., Singh, K.J., et al.: SIS: A System for Sequential Circuit Synthesis, Technical Report No. UCB/ERL M92/41, University of California, Berkeley (1992)
Wilson, C.: The SUIF Guide. Stanford University (1998)
Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, pp. 213–222. Springer, Heidelberg (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sawitzki, S., Spallek, R.G. (1999). A Concept for an Evaluation Framework for Reconfigurable Systems. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_56
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_56
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive