Nothing Special   »   [go: up one dir, main page]

Skip to main content

Modular Construction and Power Modelling of Dynamic Memory Managers for Embedded Systems

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

Abstract

Portable embedded devices must presently run multimedia and wireless network applications with enormous computational performance requirements at a low energy consumption. In these applications, the dynamic memory subsystem is one of the main sources of power consumption and its inappropriate management can severely affect the performance of the system. In this paper, we present a new system-level approach to cover the large space of dynamic memory management implementations without a time-consuming programming effort and to obtain power consumption estimates that can be used to refine the dynamic memory management subsystem in an early stage of the design flow.

This work is supported by the Spanish Government Research Grant TIC2002/0750 and the European founded program AMDREL IST-2001-34379.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Attardi, G., et al.: A customiz. mem. manag. framework for C++. Sw. Pract. and Exp. (1998)

    Google Scholar 

  2. Berger, E.D., et al.: Composing high-performance mem. allocators. In: Proc. of PLDI (2001)

    Google Scholar 

  3. Chen, R.Y., et al.: Speed and Power Scaling of SRAM’s. ACM TODAES 6(1) (2001)

    Google Scholar 

  4. Agarwal, V., et al.: Effect of technology scaling on microarchitectural structures. TR2000-02, USA (2002)

    Google Scholar 

  5. Leeman, M., et al.: Power estimation approach of dyn. data storage on a HW SW boundary level. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 289–298. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  6. Luebke, D., et al.: Level of Detail for 3D Graphics. Morgan Kaufmann, San Francisco (2002)

    Google Scholar 

  7. Memik, G., et al.: Netbench: A benchmarking suite for network processors (2001)

    Google Scholar 

  8. Murphy, N.: Safe mem. use with dynamic alloc. Embedded Systems (2000)

    Google Scholar 

  9. Rtems, Open-Source Real-Time OS (2002), http://www.rtems.com/

  10. Pollefeys, M., et al.: Metric 3D surface reconst. LNCS. Springer, Heidelberg (1998)

    Google Scholar 

  11. Smaragdakis, Y., et al.: Mixin layers: Object-Oriented implementation techn. for refinement and collaboration-based designs. Trans. on SW Engineering and Methodology (2002)

    Google Scholar 

  12. Target jr., http://computing.ee.ethz.ch/sepp/targetjr-5.0b-mo.html

  13. Vandevoorde, D., et al.: C++ Templates, The Complete Guide. Addison-Wesley, UK (2003)

    Google Scholar 

  14. Vijaykrishnan, N., et al.: Evaluating integrated HW-SW optimizations using a unified energy estimation framework. IEEE Trans. on Computers (2003)

    Google Scholar 

  15. Wilson, P.R., et al.: Dynamic storage allocation. In: Worksh. on Mem. Manag., UK (1995)

    Google Scholar 

  16. Atienza, D., et al.: DM manag. design method. for reduced mem. footprint in multim. and n etwork apps.In: Proc. of DATE (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Atienza, D., Mamagkakis, S., Catthoor, F., Mendias, J.M., Soudris, D. (2004). Modular Construction and Power Modelling of Dynamic Memory Managers for Embedded Systems. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_53

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_53

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics