Nothing Special   »   [go: up one dir, main page]

Skip to main content

Increasing Pipelined IP Core Utilization in Process Networks Using Exploration

  • Conference paper
Field Programmable Logic and Application (FPL 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Included in the following conference series:

  • 1309 Accesses

Abstract

At Leiden Embedded Research Center, we are building a tool chain called Compaan/Laura that allows us to do fast mapping of applications written in Matlab onto reconfigurable platforms, such as FPGAs, using IP cores to implement the data-path of the applications. A particular characteristic of the derived networks is the existence of selfloops. These selfloops have a large impact on the utilization of IP cores in the final hardware implementation of a Process Network (PN), especially if the IP cores are deeply pipelined. In this paper, we present an exploration methodology that uses feedback provided by the Laura tool to increase the utilization of IP cores embedded in our PN. Using this exploration, we go from 60MFlops to 1,7GFlops for the QR algorithm using the same number of resources except for memory.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Bakshi, A., Prasanna, V.K., Ledeczi, A.: Milan: A model based integrated simulation framework for design of embedded systems. In: ACM SIGPLAN workshop (2001)

    Google Scholar 

  2. Banerjee, U.K.: Loop Transformations for Restructuring Compilers: The Foundations. Kluwer Academic Publishers, Dordrecht (1993)

    Book  MATH  Google Scholar 

  3. Derrien, S., Rajoupadyhe, S.: Loop tiling for reconfigurable accelerators. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, p. 398. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  4. Ehrhart, E.: Polynômes arithmétiques etMéthode des Polyédres en Combinatoire. international series of numerical mathematics, vol. 35 edition. Birkhäuser, Basel (1977)

    Google Scholar 

  5. Kathail, V., Aditya, S., Schreiber, R., Rau, B.R., Cronquist, D.C., Sivaraman, M.: Pico: Automatically designing custom computers. Computer 35(9), 39–47 (2002)

    Article  Google Scholar 

  6. Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. In: CODES, San Diego, USA (2000)

    Google Scholar 

  7. Leiserson, C., Saxe, J.: Optimizing synchronous systems. Journal of VLSI and Computer Systems 1 (1983)

    Google Scholar 

  8. Shayee, K.S., Park, J., Diniz, P.: Performance and area modeling of complete fpga designs in the presence of loop transformations. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  9. Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: CODES 2002, USA (2002)

    Google Scholar 

  10. Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: System design using kahn process networks: The compaan/laura approach. In: DATE 2004, Paris, France (2004)

    Google Scholar 

  11. Walke, R., Smith, R.: 20 gflops qr processor on a xilinx virtex-e fpga. In: Advanced Signal Processing Algorithms, Architectures, and Implementations X, vol. 4116 (2000)

    Google Scholar 

  12. Zissulescu, C., Stefanov, T., Kienhuis, B., Deprettere, E.: LAURA: Leiden Architecture Research and Exploration Tool. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zissulescu, C., Kienhuis, B., Deprettere, E. (2004). Increasing Pipelined IP Core Utilization in Process Networks Using Exploration. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_70

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_70

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics