Abstract
At Leiden Embedded Research Center, we are building a tool chain called Compaan/Laura that allows us to do fast mapping of applications written in Matlab onto reconfigurable platforms, such as FPGAs, using IP cores to implement the data-path of the applications. A particular characteristic of the derived networks is the existence of selfloops. These selfloops have a large impact on the utilization of IP cores in the final hardware implementation of a Process Network (PN), especially if the IP cores are deeply pipelined. In this paper, we present an exploration methodology that uses feedback provided by the Laura tool to increase the utilization of IP cores embedded in our PN. Using this exploration, we go from 60MFlops to 1,7GFlops for the QR algorithm using the same number of resources except for memory.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Bakshi, A., Prasanna, V.K., Ledeczi, A.: Milan: A model based integrated simulation framework for design of embedded systems. In: ACM SIGPLAN workshop (2001)
Banerjee, U.K.: Loop Transformations for Restructuring Compilers: The Foundations. Kluwer Academic Publishers, Dordrecht (1993)
Derrien, S., Rajoupadyhe, S.: Loop tiling for reconfigurable accelerators. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, p. 398. Springer, Heidelberg (2001)
Ehrhart, E.: Polynômes arithmétiques etMéthode des Polyédres en Combinatoire. international series of numerical mathematics, vol. 35 edition. Birkhäuser, Basel (1977)
Kathail, V., Aditya, S., Schreiber, R., Rau, B.R., Cronquist, D.C., Sivaraman, M.: Pico: Automatically designing custom computers. Computer 35(9), 39–47 (2002)
Kienhuis, B., Rypkema, E., Deprettere, E.: Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures. In: CODES, San Diego, USA (2000)
Leiserson, C., Saxe, J.: Optimizing synchronous systems. Journal of VLSI and Computer Systems 1 (1983)
Shayee, K.S., Park, J., Diniz, P.: Performance and area modeling of complete fpga designs in the presence of loop transformations. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)
Stefanov, T., Kienhuis, B., Deprettere, E.: Algorithmic transformation techniques for efficient exploration of alternative application instances. In: CODES 2002, USA (2002)
Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B., Deprettere, E.: System design using kahn process networks: The compaan/laura approach. In: DATE 2004, Paris, France (2004)
Walke, R., Smith, R.: 20 gflops qr processor on a xilinx virtex-e fpga. In: Advanced Signal Processing Algorithms, Architectures, and Implementations X, vol. 4116 (2000)
Zissulescu, C., Stefanov, T., Kienhuis, B., Deprettere, E.: LAURA: Leiden Architecture Research and Exploration Tool. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zissulescu, C., Kienhuis, B., Deprettere, E. (2004). Increasing Pipelined IP Core Utilization in Process Networks Using Exploration. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_70
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_70
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive