Abstract
Double-edge-triggered flip flops (DETFFs) are recognized as power-saving flip flops. We study the same from a low voltage perspective [1-1.5V]. We combine a medium-to-high voltage, plain-MOS-style DETFF technique with a clock-skew technique to derive a new DETFF that is suited to low voltages. Speedwise, our result outperforms existing static DETFFs convincingly in the low voltage range. Powerwise, our flip flop beats others for dynamic input in the lower half of the same range. The dynamic counterpart of our static circuit also shows similar power superiority at low voltages.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Afghahi, M., Yuan, J.: Double Edge-Triggered D-Flip-Flops for High-Speed CMOS Circuits. IEEE J. Solid-State Circuits 26(8), 1168–1170 (1991)
Blair, G.M.: Low-power double-edge triggered flipflop. Electronics Letters 33(10), 845–847 (1997)
Gago, A., Escano, R., Hidalgo, J.A.: Reduced Implementation of D-Type DET Flip-Flops. IEEE J. Solid-State Circuits 28(3), 400–402 (1993)
Hossain, R., Wronski, L.D., Albicki, A.: Low Power Design Using Double Edge Triggered Flip-Flops. IEEE Trans. VLSI 2(2), 261–265 (1994)
Kang, S.M.: Accurate simulation of power dissipation in VLSI circuits. IEEE J. Solid-State Circuits SC-21(5), 889–891 (1986)
Lu, S., Ercegovac, M.: A Novel CMOS Implementation of Double-Edge-Triggered Flip-Flops. IEEE J. Solid-State Circuits 25(4), 1008–1010 (1990)
Unger, S.: Double edge-triggered flip-flops. IEEE Trans. Computers C-30(6), 447–451 (1981)
Varma, P., Panwar, B.S., Chakraborty, A., Kapoor, D.: A MOS Approach to CMOS DET Flip-Flop Design. IEEE Trans. Circuits and Systems – I 49(7), 1013–1016 (2002)
Varma, P., Ramganesh, K.N.: Skewing Clock to Decide Races – Double-Edge- Triggered Flip Flop. Electronics Letters 37(25), 1506–1507 (2001)
Yun, K.Y., Beerel, P., Arceo, J.: High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits. IEE Proc.-Circuits Devices Syst. 143(5), 282–288 (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Varma, P., Chakraborty, A. (2003). Low Voltage, Double-Edge-Triggered Flip Flop. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_3
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive