Abstract
Application and technology trends have made integration of a multiprocessor on a single chip a reality. While its performance potential is truly amazing, technology as well as software trends introduce important system challenges. These range from how to transparently exploit thread-level parallelism to how to cope with the increasing processor/memory speedgap and power consumption. Apart from summarizing what has been done towards these challenges, I will point out what I believe are interesting avenues to pursue in the future.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Stenstrom, P. (2003). One Chip, One Server: How Do We Exploit Its Power?. In: Pinkston, T.M., Prasanna, V.K. (eds) High Performance Computing - HiPC 2003. HiPC 2003. Lecture Notes in Computer Science, vol 2913. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24596-4_43
Download citation
DOI: https://doi.org/10.1007/978-3-540-24596-4_43
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20626-2
Online ISBN: 978-3-540-24596-4
eBook Packages: Springer Book Archive