Nothing Special   »   [go: up one dir, main page]

Skip to main content

On Clustering Without Replication in Combinatorial Circuits

  • Conference paper
  • First Online:
Combinatorial Optimization and Applications

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 9486))

Abstract

In this paper, we consider the problem of clustering combinatorial circuits for delay minimization, when logic replication is not allowed (CN). The problem of delay minimization when logic replication is allowed (CA) has been well studied, and is known to be solvable in polynomial-time [8]. However, unbounded logic replication can be quite expensive. Thus, CN is an important problem. We show that selected variants of CN are NP-hard. We also obtain approximability and inapproximability results for these problems.

V. Mkrtchyan and K. Subramani—The author is supported, in part, by the Air Force of Scientific Research through Award FA9550-12-1-0199.

K. Subramani—The author is supported by the National Science Foundation through Award CCF-1305054.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Cong, J., Ding, Y.: FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13(1), 1–12 (1994)

    Article  Google Scholar 

  2. Barke, E., Behrens, D., Hebrich, K.: Heirarchical partitioning. In: Proceedings of the IEEE International Conference on CAD, pp. 470–477 (1997)

    Google Scholar 

  3. Hwang, L.J., Gamal, A.E.: Min-cut replication in partitioned networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14, 96–106 (1995)

    Article  Google Scholar 

  4. Cheng, C.-K., Liu, L.T., Kuo, M.-T.: A replication cut for two-way partitioning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14, 623–630 (1995)

    Article  Google Scholar 

  5. Lawler, E.L., Levitt, K.N., Turner, J.: Module clustering to minimize delay in digital networks. IEEE Trans. Comput. C–18(1), 47–57 (1966)

    MATH  Google Scholar 

  6. Kuh, E.S., Shih, M.: Circuit partitioning under capacity and I/O constraints. In: IEEE Custom Integrated Circuits Conference, vol. 28 (1994)

    Google Scholar 

  7. Brayton, R.K., Murgai, R., Sangiovanni-Vincentelli, A.: On clustering for minimum delay/area. In: International Conference on Computer Aided Design, pp. 6–9, November 1991

    Google Scholar 

  8. Rajaraman, R., Wong, D.F.: Optimal clustering for delay minimization. In: Proceedings of the 30th ACM/IEEE Design Automation Conference, pp. 309–314. IEEE Computer Society, Washington, DC, June 1993

    Google Scholar 

  9. Deng, W., Dutt, S.: VLSI circuit partitioning by cluster-removal using iterative improvement techniques. In: Proceedings of the IEEE International Conference on CAD, pp. 194–200 (1996)

    Google Scholar 

  10. Wong, D.F., Mak, W.-K.: Minimum replication min-cut partitioning. In: Proceedings of the IEEE International Conference on CAD, pp. 205–210 (1996)

    Google Scholar 

  11. Kagaris, D.: On minimum delay clustering without replication. Integr. VLSI J. 36, 27–39 (2003)

    Article  Google Scholar 

  12. Shanavas, I.H., Gnanamurthy, R.K.: Wirelength minimization in partitioning and floorplanning using evolutionary algorithms. VLSI Design 2011, Article ID 896241, 9 (2011). doi:10.1155/2011/896241

  13. Shanavas, I.H., Gnanamurthy, R.K.: Optimal solution for VLSI physical design automation using hybrid genetic algorithm. Math. Probl. Eng. 2014, Article ID 809642, 15 (2014). doi:10.1155/2014/809642

  14. Koshy, T.: Boolean Algebra and Combinatorial Circuits, Discrete Mathematics with Applications, pp. 803–865. Elsevier Academic Press (2004)

    Google Scholar 

  15. Papadimitriou, C.M.: Computational Complexity. Addison-Wesley, Redaing (1994)

    MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zola Donovan .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this paper

Cite this paper

Donovan, Z., Mkrtchyan, V., Subramani, K. (2015). On Clustering Without Replication in Combinatorial Circuits. In: Lu, Z., Kim, D., Wu, W., Li, W., Du, DZ. (eds) Combinatorial Optimization and Applications. Lecture Notes in Computer Science(), vol 9486. Springer, Cham. https://doi.org/10.1007/978-3-319-26626-8_25

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-26626-8_25

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-26625-1

  • Online ISBN: 978-3-319-26626-8

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics