Abstract
Microelectrode-Arrays (MEAs) allow neural recording of thousands of neurons/mm2 by sensing: Extracellular Action Potentials (EAP) and Local Field Potentials (LFP). MEAs arrange several recording sites (or pixels) in a spatial grid/matrix, planarly and capacitively coupled with in-vitro cell cultures (growth above the chip surface) and/or integrated in electrocorticography grids. This paper focuses on Electrolyte-Oxide (C)MOS Field-Effect-Transistors MEAs for cell-level recording. In this type of biosensors, each single row of the matrix is composed of N planar metal electrodes and is scanned synchronously and regularly for N clock cycles, adopting Time-Division-Multiplexing (TDM) schemes. TDM approach generates an analogue output signal for each biosensor row, which includes in a single time track the information acquired by the N electrodes of the matrix.
It is therefore of fundamental importance to estimate the noise power of the output signal of the single row because this power defines the minimum detectable threshold of the neuro-potential signal power.
Noise in planar MEA is determined by the classical contributions of electronic noise (thermal and flicker, coming from both biological environment and semiconductor devices) and from the spurious corrupting signal due to multiplexing action (which behaves to all effects as a statistical noise signal following a Gaussian probability distribution).
This paper presents the complete procedure for designing an (active) biosensor matrix/array (embedding the analog signal processing channels) as a function of a specific Noise Figure requirement (that measures the Signal-to-Noise-Ratio (SNR) degradation and thus is defined as the ratio between the biosensor array input SNR and the output SNR of the analog acquisition channel).
This procedure is applied to a single row of the biosensor matrix, can be easily extended to 2D array, and allows to define all the design parameters (including electrode area, gain, bandwidth and noise power of the analog stages building the array) to obtain the specific Noise Figure.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Obien, M.E.J., et al.: Revealing neuronal function through microelectrode array recordings. Front. Neurosci. 8, 423 (2015)
Thomas Jr., C.A., et al.: A miniature microelectrode array to monitor the bioelectric activity of cultured cells. Exp. Cell Res. 74(1), 61–66 (1972)
Pine, J.: Recording action potentials from cultured neurons with extracellular microcircuit electrodes. J. Neurosci. Methods 2(1), 19–31 (1980)
Gross, G.W., Williams, A.N., Lucas, J.H.: Recording of spontaneous activity with photoetched microelectrode surfaces from mouse spinal neurons in culture. J. Neurosci. Methods 5(1–2), 13–22 (1982)
Cianci, E., et al.: Atomic layer deposited TiO2 for implantable brain-chip interfacing devices. Thin Solid Films 520(14), 4745–4748 (2012)
Vallicelli, E.A., et al.: Neural spike digital detector on FPGA. Electronics 7(12), 392 (2018)
Shahid, S., Walker, J., Smith, L.S.: A new spike detection algorithm for extracellular neural recordings. IEEE Trans. Biomed. Eng. 57(4), 853–866 (2009)
DeBusschere, B.D., Kovacs, G.T.A.: Portable cell-based biosensor system using integrated CMOS cell-cartridges. Biosens. Bioelectron. 16(7–8), 543–556 (2001)
Huys, R., et al.: Single-cell recording and stimulation with a 16k micro-nail electrode array integrated on a 0.18 μm CMOS chip. Lab Chip 12(7), 1274–1280 (2012)
Frey, U., et al.: Switch-matrix-based high-density microelectrode array in CMOS technology. IEEE J. Solid-State Circ. 45(2), 467–482 (2010)
Maccione, A., et al.: Sensing and actuating electrophysiological activity on brain tissue and neuronal cultures with a high-density CMOS-MEA. In: 2013 Transducers & Eurosensors XXVII: The 17th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS & EUROSENSORS XXVII). IEEE (2013)
Eversmann, B., et al.: A 128/spl times/128 CMOS biosensor array for extracellular recording of neural activity. IEEE J. Solid-State Circ. 38(12), 2306–2317 (2003)
Wang, S., et al.: A compact quad-shank CMOS neural probe with 5,120 addressable recording sites and 384 fully differential parallel channels. IEEE Trans. Biomed. Circ. Syst. 13, 1625–1634 (2019)
Lopez, C.M., et al.: A multimodal CMOS MEA for high-throughput intracellular action potential measurements and impedance spectroscopy in drug-screening applications. IEEE J. Solid-State Circ. 53(11), 3076–3086 (2018)
Dragas, J., et al.: In vitromulti-functional microelectrode array featuring 59 760 electrodes, 2048 electrophysiology channels, stimulation, impedance measurement, and neurotransmitter detection channels. IEEE J. Solid-State Circ. 52(6), 1576–1590 (2017)
Tomasella, D., Vallicelli, E.A., Baschirotto, A., De Matteis, M.: Detection of <12 µVRMS extracellular action potential and local field potential by optimum design of a single pixel electrolyte-oxide-MOSFET interface in CMOS 28 nm. In: BIODEVICES, pp. 66–76 (2021)
Harrison, R.R., Charles, C.: A low-power low-noise CMOS amplifier for neural recording applications. IEEE J. Solid-State Circ. 38(6), 958–965 (2003)
Massobrio, P., Massobrio, G., Martinoia, S.: Interfacing cultured neurons to microtransducers arrays: a review of the neuro-electronic junction models. Front. Neurosci. 10, 282 (2016)
Vassanelli, S., Mahmud, M., Girardi, S., Maschietto, M.: On the way to large-scale and high-resolution brain-chip interfacing. Cogn. Comput. 4(1), 71–81 (2012)
Razavi, B., Behzad, R.: RF Microelectronics, vol. 2, p. 39. Prentice Hall, New York (2012)
Hassibi, A., Navid, R., Dutton, R.W., Lee, T.H.: Comprehensive study of noise processes in electrode electrolyte interfaces. J. Appl. Phys. 96(2), 1074–1082 (2004)
Deen, M.J., Shinwari, M.W., Ranuárez, J.C., Landheer, D.: Noise considerations in field-effect biosensors. J. Appl. Phys. 100(7), 074703 (2006)
Sansen, W.M.: Analog Design Essentials, vol. 859. Springer, Heidelberg (2007). https://doi.org/10.1007/b135984
Uehlin, J.P., et al.: A single-chip bidirectional neural interface with high-voltage stimulation and adaptive artifact cancellation in standard CMOS. IEEE J. Solid-State Circ. 55, 1749–1761 (2020). https://doi.org/10.1109/jssc.2020.2991524
Baschirotto, A., Delizia, P., D’Amico, S., Chironi, V., Cocciolo, G., De Matteis, M.: Low power analog design in scaled technologies. In: Proceedings of the Topical Workshop on Electronics for Particle Physics, TWEPP 2009, Paris, France, 21 September 2009, pp. 103–109 (2009)
Acknowledgments
This work has been partially supported by the Brain28 PRIN Project.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
De Matteis, M., Baschirotto, A., Stevenazzi, L., Vallicelli, E. (2022). Systematic Design Procedure of CMOS Microelectrode-Arrays Based on Analog Signal Processing Noise Figure. In: Gehin, C., et al. Biomedical Engineering Systems and Technologies. BIOSTEC 2021. Communications in Computer and Information Science, vol 1710. Springer, Cham. https://doi.org/10.1007/978-3-031-20664-1_1
Download citation
DOI: https://doi.org/10.1007/978-3-031-20664-1_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-20663-4
Online ISBN: 978-3-031-20664-1
eBook Packages: Computer ScienceComputer Science (R0)