Abstract
Simulation is a computation-intensive task. The basic ideas in concurrent simulation (CS) are aimed at identifying identical parts of computation which need not be duplicated just because they belong to different experiments. Consider two experiments that consist of nearly identical computation. Let us normalize the computing effort of the first experiment as 1 unit of CPU time. Suppose the second experiment differs from the first in a small fraction Δ. Ideally, the effort of CS is 1 + Δ. This is much faster than the serial simulation which would have taken two units of time.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
P. Agrawal, “Concurrency and Communication in Hardware Simulators,” IEEE Trans. CAD, Vol. 5, pp. 617–623, October 1986.
P. Agrawal and W.J. Dally, “A Hardware Logic Simulation System,” IEEE Trans. CAD, Vol. 9, pp. 19–29, January 1990.
P. Agrawal, C. Motoru, and R. Tutundjian, “Modeling and Simulation of Functional Memory Blocks in the MARS Accelerator,” in CAD Accelerators, edited by A.P. Ambler et al, Amsterdam: North-Holland, 1991.
P. Agrawal and A. Ng, “Computing Network Flow in a Multiple Processor Pipeline,” IEEE Trans. Parallel Distr. Syst., Vol. 4, 1993.
V.D. Agrawal and S.T. Chakradhar, “Performance Analysis of Synchronized Iterative Algorithms on Multiprocessor Systems,” IEEE Trans. Parallel Distr. Syst., Vol. 3, pp. 739–746, November 1992.
G.M. Amdahl, “Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities,” Proc. AFIPS Conf., Vol. 30, pp. 483–485, 1967.
S. Bose and P. Agrawal, “Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers,” Proc. Design Automation Conf., pp. 332–335, June 1992.
R.D. Chamberlain and M.A. Franklin, “Hierarchical Discrete-Event Simulation on Hypercube Architectures,” IEEE Micro, Vol. 10, pp. 10–20, August 1990.
K.M. Chandy and J. Misra, Parallel Program Design, A Foundation, Reading, MA: Addison-Wesley, 1988.
R.M. Fujimoto, “Parallel Discrete Event Simulation,” Comm. ACM, Vol. 33, pp. 30–53, October 1990.
S. Ghosh, Brown University, Providence, RI; private communication.
H.RJ. Grosch, “High Speed Arithmetic: the Digital Computer as a Research Tool,” Jour. Opt. Soc. Am., Vol. 43, pp. 306–310, April 1953.
J.L. Gustafson, “Re-evaluating Amdahl’s Law,” Comm. ACM, Vol. 31, pp. 532–533, May 1988.
D.R. Jefferson, “Virtual Time,” ACM Trans. Programming Languages and Systems, Vol. 7, pp. 404–425, July 1985.
Y. Kitamura, T. Hoshino, T. Kondo, T. Nakashima, and T. Sudo, “Hardware Engines for Logic Simulation,” pp. 165–192 in Logic Design and Simulation, edited by E. Hoerbst, Amsterdam: North-Holland, 1986.
L. Kleinrock, “Distributed Systems,” Computer, Vol. 18, pp. 90–103, November 1985.
C.Y. Lo, H.N. Nham, and A.K. Bose, “Algorithms for an Advanced Fault Simulation System in MOTIS,” IEEE Trans, CAD, Vol. CAD-6, pp. 232–240, March 1987.
Y. Matsumoto and K. Taki, “Parallel Logic Simulator Based on Time Warp and its Evaluation,” Proc. International Conf. Fifth Generation Computer Systems, Japan, June 1992.
H. Mendelson, “Economics of Scale in Computing: Grosch’s Law Revisited,” Comm. ACM, Vol. 30, pp. 1066–1072, December 1987.
S. Seth, L. Gowen, M. Payne, and D. Sylwester, “Logic Simulation Using an Asynchronous Parallel Discrete-Event Simulation Model on a SIMD Machine,” Proc. 7th International Conf. VLSI Design, January 1994.
L. Soule and A. Gupta, “Parallel Distributed-Time Logic Simulation,” IEEE Design & Test of Computers, Vol. 6, pp. 32–48, December 1989.
E. Ulrich, “Exclusive Simulation of Activity in Digital Networks,” Comm. ACM, Vol. 12, pp. 102–110, February 1969.
E. Ulrich, D. Lacy, N. Philips, J. Telllier, M. Kearney, T. Elkind, and R. Beaven, “High Speed Concurrent Fault Simulation with Vectors and Scalars,” Proc. Design Automation Conf., pp. 374–380, 1980.
E. Ulrich, “Concurrent Simulation at the Switch, Gate, and Register Levels,” Proc. International Test Conf., pp. 703–709, 1985.
E.G. Ulrich and T. Baker, “Concurrent Simulation of Nearly Identical Digital Networks,” Computer, Vol. 7, pp. 39–44, April 1974.
X. Zhou, “Bridging the Gap Between Amdahl’s Law and Sandia Laboratories Result,” Comm. ACM, Vol. 32, pp. 1014–1015, August 1989, also J.L. Gustafson’s reply, pp. 1015–1016.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1994 Springer Science+Business Media New York
About this chapter
Cite this chapter
Ulrich, E.G., Agrawal, V.D., Arabian, J.H. (1994). Simulation on Multiprocessors. In: Concurrent and Comparative Discrete Event Simulation. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2738-1_12
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2738-1_12
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6181-7
Online ISBN: 978-1-4615-2738-1
eBook Packages: Springer Book Archive