Multi-net Sizing and Spacing in General Layouts

1. S. Boyd and L. Vandenberge. Convex Optimization. Cambridge University Press, UK. 720 p., 2006.

   Google Scholar 

2. I. Cederbaum, I. Koren and S. Wimer, “Balanced block spacing for VLSI layout,” Discrete Applied Mathematics, Vol. 40, Issue 3, 1992, pp. 308–318.

   Article  MathSciNet  Google Scholar 

3. J. Cong and C. Koh, “Simultaneous Driver and Wire Sizing for Performance and Power Optimization”, IEEE Transactions on VLSI, vol. 2, no. 4, 1994

   Google Scholar 

4. T. Cormen, C. Leiserson, R. Rivest and C. Stein, Introduction to Algorithms, The MIT Press, 2005.

   Google Scholar 

5. N. Gould, D. Orban and P. Toint, “Numerical methods for Large-Scale Nonlinear Optimization”, Acta Numerica, 14, pp. 299–361, 2005.

   Article  MATH  MathSciNet  Google Scholar 

6. N. Hanchate and N. Ranganathan, “A linear time algorithm for wire sizing with simultaneous optimization of interconnect delay and crosstalk noise”, Proceedings of the 19th International Conference on VLSI Design, pp. 283–290, 2006.

   Google Scholar 

7. R. Kay and L. Pillegi, “EWA: Efficient Wiring-Sizing Algorithm for Signal Nets and Clock Nets”, IEEE Transactions on CAD of VLSI, vol. 17, no. 1, 1998

   Google Scholar 

8. J. Liu, “A Graph Partitioning Algorithm by Node Separators”, ACM Transactions on Mathematical Software, vol. 15, no. 3, pp. 198–219, 1989.

   Article  MATH  Google Scholar 

9. L. Luksan and J. Vlcek, “Efficient methods for large-scale unconstrained optimization”, Nonconvex Optimization and Its Applications, vol. 83, pp. 185–210, 2006.

   Article  MathSciNet  Google Scholar 

10. 16. K. Moiseev, A. Kolodny and S. Wimer, “Power-Delay Optimization in VLSI Microprocessors by Wire Spacing,” ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 14, Issue 4 (August 2009), Article No. 55, 2009, ISSN: 1084–4309.

    Google Scholar 

11. J. Nocedal and S. Wright, Numerical Optimization, Springer, 2006.

    Google Scholar 

12. S. Sapatnekar, V. Rao, P. Vaidya and S.-M. Kang, “An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization”, IEEE Transactions on CAD of VLSI, vol. 12, no. 11, 1993.

    Google Scholar 

13. P. Saxena and C. L. Liu, “An algorithm for crosstalk-driven wire perturbation”, IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 19, No. 6, pp. 691–702, 2000

    Article  Google Scholar 

14. F. Stellari and A.L. Lacaita, “New Formulas of Interconnect Capacitances Based on Results of Conformal Mapping Method”, IEEE Transactions on Electron Devices, vol. 47, no. 1, January 2000.

    Google Scholar 

15. H. Youssef, S. M. Sait, K. J. Al-Farra, Timing influenced force directed floorplanning, Proc. of EURO-DAC, 1995, pp. 156–61

    Google Scholar 

Download references