Nothing Special   »   [go: up one dir, main page]
Skip to main content
SpringerLink
Log in

Meta-heuristics for circuit partitioning in parallel test generation

  • Workshop on Biologically Inspired Solutions to Parallel Processing Problems Albert V. Zomaya, The University of Western Australia Fikret Ercal, University of Missouri-Rolla Stephan Olariu, Old Dominion University
  • Conference paper
  • First Online:
Parallel and Distributed Processing (IPPS 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1388))

Included in the following conference series:

Abstract

In this communication Simulated Annealing and Genetic Algorithms, are applied to the graph partitioning problem. These techniques mimic processes in statistical mechanics and biology, respectively, and are the most popular meta-heuristics or general-purpose optimization strategies. A hybrid algorithm for circuit partitioning, which uses tabu search to improve the simulated annealing meta-heuristics, is also proposed and compared with pure tabu search and simulated annealing algorithms, and also with a genetic algorithm. The solutions obtained are compared and evaluated by including the hybrid partitioning algorithm in a parallel test generator which is used to determine the test patterns for the circuits of the frequently used ISCAS benchmark set.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Alpert, C.J., and Kahng, A., “Recent Developments in Netlist Partitioning: A survey”. Integration: the VLSIJournal, 19/ 1-2 (1995) 1–81. *** DIRECT SUPPORT *** A0008D07 00011

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. de Arquitectura de Computadores y Electrónica, Univ. Almeria, Almeria, Spain

    C. Gil & M. G. Montoya

  2. Dept. de Arquitectura y Tecnologfa de Computadores, Univ. Granada, Granada, Spain

    J. Ortega & A. F. Diaz

Authors
  1. C. Gil
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. J. Ortega
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. A. F. Diaz
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. M. G. Montoya
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

José Rolim

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Gil, C., Ortega, J., Diaz, A.F., Montoya, M.G. (1998). Meta-heuristics for circuit partitioning in parallel test generation. In: Rolim, J. (eds) Parallel and Distributed Processing. IPPS 1998. Lecture Notes in Computer Science, vol 1388. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-64359-1_702

Download citation

  • DOI: https://doi.org/10.1007/3-540-64359-1_702

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64359-3

  • Online ISBN: 978-3-540-69756-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation