Abstract
The design and hardware implementation of two Digital Signal Processing subsystems is described. Rapid design evaluation, algorithm verification and hardware prototyping are facilitated using the serial pipelined hardware description language DFIRST, the event driven simulator dsim and the gate compiler trans. The two subsystems are individually hardware prototyped and tested using Xilinx and Actel FPGA devices.
Partial support for this work has been provided by the Alberta Microelectronics Centre, Bell Northern Research, the Canadian Microelectronics Corporation, Micronet, NSERC and the University of Calgary. The contributions of students in ENEL 619.70 and ENEL 611 who implemented designs using the tools are gratfully acknowledged.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
L.E. Turner D.A Graham and P.B. Denyer. The analysis and implementation of digital filters using a special purpose cad tool. IEEE Transactions on Education: Special Issue on Teaching and Research in Circuits and Systems, CAS-23(No. 3):pp. 287–297, 1989.
P.J. Graumann and L.E. Turner. Implementing dsp algorithms using pipelined bit-serial arithmetic and FPGAs. First International ACM/SIGDA Workshop on FPGAs, pages 123–128, 1992.
P.J. Graumann and L.E. Turner. Specifying and hardware prototyping of dsp systems using a register transfer level language, pipelined bit-serial arithmetic and fpgas. 2nd Candian Workshop on Field Programmable Devices, 1994.
P. Denyer and D. Renshaw. VLSI Signal Processing: A Bit Serial Approach. Addison-Wesley Publishing Company, 1985.
L.E. Turner P. Graumann and S. Barker. TRANS User's Guide. Department of Electrical and Computer Engineering, University of Calgary, Internal Report, 1992, 1993.
ViewLogic. VIEWlogic Reference Manual. VIEWlogic Systems, Inc, 1991.
XILINX. The Programmable Logic Data Book. Xilinx Inc., 1994.
ACTEL. FPGA Data Book and Desgin Guide. Actel Corporation, 1994.
J. Foley A. Van Dam S. Feiner and J. Hughes. Computer Graphics — Principles and Practice. Addison-Wesley Publishing Company, 2 edition, 1990.
A. Sesay and M. Patton. Qr decomposition decision feedback equalization and finite precision results. IEE Proceedings Part F, Radar and Signal Processing, 1993.
B. Kish L.E. Turner J.M Bauer and R. Wheatley. Logsim users guide. Department of Electrical and Computer Engineering, University of Calgary, Internal Report, 1989.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Turner, L.E., Graumann, P.J.W. (1995). Rapid hardware prototyping of Digital Signal Processing systems using Field Programmable Gate Arrays. In: Moore, W., Luk, W. (eds) Field-Programmable Logic and Applications. FPL 1995. Lecture Notes in Computer Science, vol 975. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-60294-1_106
Download citation
DOI: https://doi.org/10.1007/3-540-60294-1_106
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60294-1
Online ISBN: 978-3-540-44786-3
eBook Packages: Springer Book Archive