A Methodology to Design Programmable Embedded Systems

1. Claasen, T.: Technical and industrial challenges for signal processing in consumer electronics: A case study on TV applications. In: Proceedings of VLSI Signal Processing, VI. (1993) 3–11

   Google Scholar 

2. Richards, M.A.: The rapid prototyping of application specific signal processors (RASSP) program: Overview and status. In: 5th International Workshop on Rapid System Prototyping, IEEE Computer Society Press (1994) 1–6

   Google Scholar 

3. De Micheli, G., Sami, M.: Hardware/Software Co-Design. Volume 310 of Series E: Applied Sciences. NATO ASI Series (1996)

   Google Scholar 

4. Kalavade, A., Subrahmanyam, P.: Hardware/software partioning for multi-function systems. In: Proc. of ICCAD’97. (1997) 516–521

   Google Scholar 

5. Hennessy, J.L., Patterson, D.A.: Computer Architectures: A Quantitative Approach. second edn. Morgan Kaufmann Publishers, Inc. (1996)

   Google Scholar 

6. Kienhuis, B., Deprettere, E., Vissers, K., van der Wolf, P.: An approach for quantitative analysis of application-specific dataflow architectures. In: Proceedings of 11th Int. Conference of Applications-specific Systems, Architectures and Processors (ASAP’97), Zurich, Switzerland (1997) 338–349

   Google Scholar 

7. Gajski, D.: Silicon Compilers. Addison-Wesley (1987)

   Google Scholar 

8. Kienhuis, B., Deprettere, E., Vissers, K., van der Wolf, P.: The construction of a retargetable simulator for an architecture template. In: Proceedings of 6th Int. Workshop on Hardware/Software Codesign, Seattle, Washington (1998)

   Google Scholar 

9. Balarin, F. abd Giusto, P., Jurecska, A., Passerone, C., Sentovich, E., Tabbara, B., Chiodo, M., Hsieh, H., Lavagno, L., Sangiovanni-Vincentelli, A.L., Suzuki, K.: Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers (1997)

   Google Scholar 

10. Kienhuis, B.A.: Design Space Exploration of Stream-based Dataflow Architectures: Methods and Tools. PhD thesis, Delft University of Technology, The Netherlands (1999)

    Google Scholar 

11. Lavenberg, S.S.: Computer Performance Modeling Handbook. Acadamic Press (1983)

    Google Scholar 

12. van Gemund, A.J.: Performance Modeling of Parallel Systems. PhD thesis, Laboratory of Computer Architecture and Digital Techniques, Delft University of Technology (1996)

    Google Scholar 

13. Lieverse, P., van der Wolf, P., Vissers, K., Deprettere, E.F.: A methodology for architecture exploration of heterogeneous signal processing systems. Journal of VLSI Signal Processing for Signal, Image and Video Technology 29 (2001) 197–207

    MATH  Google Scholar 

14. Kruijtzer, W.: Tss: Tool for system simulation. IST Newsletter, Philips Research Laboratories (1997) 5–7 Issue 17.

    Google Scholar 

15. Liao, S., Tjiang, S., Gupta, R.: An efficient implementation of reactivity for modeling hardware in the scenic design environment. In: Proceedings of DAC-97. (1997)

    Google Scholar 

16. Lee, E.A., et al.: An overview of the Ptolemy project. Technical report, University of California at Berkeley (1994)

    Google Scholar 

17. Chang, W.T., Ha, S., Lee, E.A.: Heterogeneous simulation—mixing discrete-event models with dataflow. VLSI Signal Processing 15 (1997) 127–144

    Article  Google Scholar 

18. van Berkel, K.: Handshake Circuits: an asynchronous architecture for VLSI programming,. Cambridge University Press (1993)

    Google Scholar 

19. Vissers, K., Essink, G., van Gerwen, P., Janssen, P., Popp, O., Riddersma, E., Veendrick, J.: Architecture and programming of two generations video signal processors. In: Algorithms and Parallel VLSI Architectures III. Elsevier (1995) 167–178

    Google Scholar 

20. Patterson, D.: Reduced instruction set computers. Comm. ACM 28 (1985) 8–21

    Article  Google Scholar 

21. Bose, P., Conte, T.M.: Performance analysis and its impact on design. IEEE Computer 31 (1998) 41–49

    Google Scholar 

22. Hennessy, J., Heinrich, M.: Hardware/software codesign of processors: Concepts and examples. In Micheli, G.D., Sami, M., eds.: Hardware/Software Codesign. Volume 310 of Series E: Applied Sciences. NATO ASI Series (1996) 29–44

    Google Scholar 

23. Camposano, R., Wilberg, J.: Embedded system design. Design Automation for Embedded Systems 1 (1996) 5–50

    Article  Google Scholar 

24. Corporaal, H., Mulder, H.: Move: A framework for high-performance processor design. In: Proceedings of Supercomputing, Albuquerque (1991) 692–701

    Google Scholar 

25. Sijstermans, F., Pol, E., Riemens, B., Vissers, K., Rathnam, S., Slavenburg, G.: Design space exploration for future trimedia CPUs. In: ICASSP’98. (1998)

    Google Scholar 

26. Zivojnović, V., Pees, S., Schläger, C., Willems, M., Schoenen, R., Meyr, H.: DSP Processor/Compiler Co-Design: A Quantitative Approach. In: Proc. ISSS. (1996)

    Google Scholar 

27. Rabaey, J., Potkonjak, M., Koushanfar, F., li, S., Tuan, T.: Challenges and opportunities in broadband and wireless communication designs. In: Proceedings of ICCAD. (2000)

    Google Scholar 

28. Hekstra, G., La Hei, G., Bingley, P., Sijstermans, F.: Trimedia cpu64 design space exploration. In: ICCD. (1999)

    Google Scholar 

29. Marculescu, R., Nandi, A.: Probabilistic application modeling for system-level performance analysis. In: Proceedings Design, Automation and Test in Europe (DATE’01), Munich, Germany (2001) 190–196

    Google Scholar 

30. de Kock, E., Essink, G., Smits, W., van der Wolf, P., Brunel, J., Kruijtzer, W., Lieverse, P., Vissers, K.: Yapi: Application modeling for signal processing systems (2000)

    Google Scholar 

31. Keutzer, K., Malik, S., Newton, A.R., Rabaey, J.M., Sangiovanni-Vincentelli, A.: System-level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 (2000) 1523–1543

    Article  Google Scholar 

Download references