Abstract
In this paper an architecture based on FPGA’s for real time image processing is described. The system is composed of a high resolution (1280×1024) CMOS sensor connected to a FPGA that will be in charge of acquiring images from the sensor and controlling it too. A PC sends certain orders and parameters, configured by the user, to the FPGA. The connexion between the PC and the FPGA is made through the parallel port. On the other hand, the resolution of the captured image, as well as the selection of a window of interest inside the image, are configured by the user in the PC. Finally, a system to make the convolution between the captured image and a nxn-mask is shown.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Ratha, N.K., Jain, A.K.: Computer Vision Algorithms on Reconfigurable Logic Arrays. IEEE Transactions on Parallel and Distributed Systems 10(1), 29–43 (1999)
Hamid, G.: An FPGA-Bases Coprocessor for Image Processing. In: IEE Colloquium on Integrated Imaging Sensors and Processing, pp. 6/1–6/4 (1994)
Datasheets 1.3 Megapixel CMOS Active pixel digital image sensor: MT9M413
Usselmann, R.: USB Function IP Core Rev. 1.5 (2002), www.opencores.org
Bravo, I., Hernandez, A., Gardel, A., Mateos, R., Lazaro, J.L., Diaz, V.: Different proposals to the multiplication of 3/spl times/3 vision mask in VHDL for FPGA’s. In: Proceedings of IEEE Conference on Emerging Technologies and Factory Automation, ETFA 2003, vol. 2, pp. 208–211 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bravo, I., Jiménez, P., Mazo, M., Lázaro, J.L., Martín, E. (2006). Architecture Based on FPGA’s for Real-Time Image Processing. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds) Reconfigurable Computing: Architectures and Applications. ARC 2006. Lecture Notes in Computer Science, vol 3985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11802839_21
Download citation
DOI: https://doi.org/10.1007/11802839_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36708-6
Online ISBN: 978-3-540-36863-2
eBook Packages: Computer ScienceComputer Science (R0)