Abstract
A hardware architecture is presented, which accelerates the per- formance of intelligent applications that are based on logic programming. The logic programs are mapped on hardware and more precisely on FPGAs (Field Programmable Gate Array). Since logic programs may easily be transformed into an equivalent Attribute Grammar (AG), the underlying model of implementing an embedded system for the aforementioned applications can be that of an AG evaluator. Previous attempts to the same problem were based on the use of two separate components. An FPGA was used for mapping the inference engine and a conventional RISC microprocessor for mapping the unification mechanism and user defined additional semantics. In this paper a new architecture is presented, in order to drastically reduce the number of the required processing elements by a factor of n (length of input string). This fact and the fact of using, for the inference engine, an extension of the most efficient parsing algorithm, allowed us to use only one component i.e. a single FPGA board, eliminating the need for an additional external RISC microprocessor, since we have embedded two “PicoBlaze” Soft Processors into the FPGA. The proposed architecture is suitable for embedded system applications where low cost, portability and low power consumption is of crucial importance. Our approach was tested with numerous examples in order to establish the performance improvement over previous attempts.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Russel, S., Norvig, P.: Artificial Intelligence, a modern approach. Prentice-Hall, Englewood Cliffs (1995)
Knuth, D.: Semantics of context free languages. Math. Syst. Theory 2(2), 127–145 (1971)
Deransart, P., Maluszynski, J.: A grammatical view of logic programming. MIT Press, Cambridge (1993)
Papakonstantinou, G., Kontos, J.: Knowledge Representation with Attribute Grammars. The Computer Journal 29(3) (1986)
Papakonstantinou, G., Moraitis, C., Panayiotopoulos, T.: An attribute grammar interpreter as a knowledge engineering tool. Applied Informatics 9/86, 382–388 (1986)
Clocksin, W.F., Mellish, C.S.: Programming in PROLOG
Panagopoulos, I., Pavlatos, C., Papakonstantinou, G.: An Embedded System for Artificial Intelligence Applications. International Journal of Computational Intelligence (2004)
Panagopoulos, I., Pavlatos, C., Papakonstantinou, G.: An Embedded Microprocessor for Intelligence Control. Journal of Rob. and Intel. Systems
Fu, K.: Syntactic Pattern recognition and Applications. Prentice-Hall, Englewood Cliffs (1982)
Chen, H., Chen, X.: Shape recognition using VLSI Architecture. The International Journal of Pattern Recognition and Artificial Intelligence (1993)
Aho, A., Sethi, R., Ullman, J.: Compilers – Principles, Techniques and Tools, pp. 293–296. Addison-Wesley, Reading, MA (1986)
Demers, A., Reps, T., Teitelbaum, T.: Incremental evaluation for attribute grammars with application to syntax-directed editors. In: Conf. Rec. 8th Annu. ACM symp. Principles Programming Languages, January 1981, pp. 415–418 (1981)
Pavlatos, C., Panagopoulos, I., Papakonstantinou, G.: A programmable Pipelined Coprocessor for Parsing Applications. In: Workshop on Application Specific Processors (WASP) CODES, Stockholm (September 2004)
Chiang, Y., Fu, K.: Parallel parsing algorithms and VLSI implementation for syntactic pattern recognition. IEEE Trans. on Pattern Analysis and Machine Intelligence PAMI-6 (1984)
Pavlatos, C., Dimopoulos, A., Papakonstantinou, G.: An Intelligent Embedded System for Control Applications. In: Workshop on Modeling and Control of Complex Systems, Cyprus (2005)
http://www.xilinx.com/products/design_resources/proc_central/grouping/picoblaze.htm
Floyd, R.: The Syntax of Programming Languages-A Survey. IEEE Transactions on Electr. Comp. EC 13(4) (1964)
Earley, J.: An efficient context–free parsing algorithm. Communications of the ACM 13, 94–102 (1970)
Graham, S.L., Harrison, M.A., Ruzzo, W.L.: An Improved context – free Recognizer. ACM Trans. On Programming Languages and System 2(3), 415–462 (1980)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Dimopoulos, A., Pavlatos, C., Panagopoulos, I., Papakonstantinou, G. (2006). An Efficient Hardware Implementation for AI Applications. In: Antoniou, G., Potamias, G., Spyropoulos, C., Plexousakis, D. (eds) Advances in Artificial Intelligence. SETN 2006. Lecture Notes in Computer Science(), vol 3955. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11752912_6
Download citation
DOI: https://doi.org/10.1007/11752912_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-34117-8
Online ISBN: 978-3-540-34118-5
eBook Packages: Computer ScienceComputer Science (R0)