Abstract
Power-balanced instruction scheduling for Very Long Instruction Word (VLIW) processors is an optimization problem which requires a good instruction-level power model for the target processor. Conventionally, these power models are deterministic. However, in reality, there will always be some degree of imprecision involved. For power critical applications, it is desirable to find an optimal schedule which makes sure that the effects of these uncertainties could be minimized. The scheduling algorithm has to be computationally efficient in order to be practical for use in compilers. In this paper, we propose a rule based genetic algorithm to efficiently solve the optimization problem of power-balanced VLIW instruction scheduling with uncertainties in the power consumption model. We theoretically prove our rule-based genetic algorithm can produce as good optimal schedules as the existing algorithms proposed for this problem. Furthermore, its computational efficiency is significantly improved.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Yun, H., Kim, J.: Power-aware modulo scheduling for high-performance VLIW processors, Huntington Beach, California, USA, pp. 40–45 (2001)
Yang, H., Gao, G.R., Leung, C.: On achieving balanced power consumption in software pipelined loops, Grenoble, France, PP. 210–217 (2002)
Xiao, S., Lai, E.M.K.: A branch and bound algorithm for power-aware instruction scheduling of VLIW architecture. In: Proc. Workshop on Compilers and Tools for Constrained Embedded Syst., Washington DC, USA (2004)
Tiwari, V., Malik, S., Wolfe, A., Lee, M.T.: Instruction level power analysis and optimization of software, pp. 326–328 (1996)
Gebotys, C.: Power minimization derived from architectural-usage of VLIW processors, Los Angeles, USA, pp. 308–311 (2000)
Bona, A., Sami, M., Sciutos, D., Silvano, C., Zaccaria, V., Zafalon, R.: Energy estimation and optimization of embedded VLIW processors based on instruction clustering, New Orleans, USA, pp. 886–891 (2002)
Xiao, S., Lai, E.M.K.: A rough programming approach to power-aware vliw instruction scheduling for digital signal processors, Philadelphia, USA (2005)
Xiao, S., Lai, E.M.K.: A rough set approach to instruction-level power analysis of embedded VLIW processors. In: Proc. Int. Conf. on Information and Management Sciences, Kunming, China (2005)
Xiao, S., Lai, E.M.-K.: Power-balanced VLIW instruction scheduling using rough programming. In: Proc. Int. Conf. on Information and Management Sciences, Kunming, China (2005)
Liu, B.: Theory and practice of uncertain programming. Physica-Verlag, Heidelberg (2002)
TMS320C621x/C671x, DSP: two-level internal memory reference guide. Application Report SPRU609, Texas Instruments Inc (2002)
Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: a tool for evaluating and synthesizing multimedia and communications systems, pp. 330–335 (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Xiao, S., Lai, E.M.K., Premkumar, A.B. (2005). Rule-Based Power-Balanced VLIW Instruction Scheduling with Uncertainty. In: Srikanthan, T., Xue, J., Chang, CH. (eds) Advances in Computer Systems Architecture. ACSAC 2005. Lecture Notes in Computer Science, vol 3740. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11572961_4
Download citation
DOI: https://doi.org/10.1007/11572961_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29643-0
Online ISBN: 978-3-540-32108-8
eBook Packages: Computer ScienceComputer Science (R0)