default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model."

Francisco Ortega-Zamorano et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TPDS.2015.2505725

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  authority control:
- export record
  dblp key:
  - journals/tpds/Ortega-Zamorano16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/Ortega-Zamorano16
Francisco Ortega-Zamorano, Marcelo A. Montemurro, Sergio Alejandro Cannas, José M. Jerez, Leonardo Franco:
FPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model. IEEE Trans. Parallel Distributed Syst. 27(9): 2618-2627 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.