default search action

combined dblp search
author search
venue search
publication search

ask others

"Addressing design for testability at the architectural level."

Vivek Chickermane, Jaushin Lee, Janak H. Patel (1994)

> Home

Details and statistics

DOI: 10.1109/43.293949

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ChickermaneLP94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChickermaneLP94
Vivek Chickermane, Jaushin Lee, Janak H. Patel:
Addressing design for testability at the architectural level. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13(7): 920-934 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.