default search action

combined dblp search
author search
venue search
publication search

ask others

"Optimized 3D Network-on-Chip Design Using Simulated Allocation."

Pingqiang Zhou, Ping-Hung Yuh, Sachin S. Sapatnekar (2012)

> Home

Details and statistics

DOI: 10.1145/2159542.2159544

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/ZhouYS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ZhouYS12
Pingqiang Zhou, Ping-Hung Yuh, Sachin S. Sapatnekar:
Optimized 3D Network-on-Chip Design Using Simulated Allocation. ACM Trans. Design Autom. Electr. Syst. 17(2): 12:1-12:19 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.