default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA implementation of object recognition processor for HDTV resolution ..."

Yuri Nishizumi et al. (2017)

> Home

Details and statistics

DOI: 10.1109/SIPS.2017.8109993

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/NishizumiMKKIKN17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/NishizumiMKKIKN17
Yuri Nishizumi, Go Matsukawa, Koichi Kajihara, Taisuke Kodama, Shintaro Izumi, Hiroshi Kawaguchi, Chikako Nakanishi, Toshio Goto, Takeo Kato, Masahiko Yoshimoto:
FPGA implementation of object recognition processor for HDTV resolution video using sparse FIND feature. SiPS 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.