default search action

combined dblp search
author search
venue search
publication search

ask others

"A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for ..."

Jingbang Qiu, Tianci Huang, Takeshi Ikenaga (2009)

> Home

Details and statistics

DOI: 10.1109/NCM.2009.38

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ncm/QiuHI09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ncm/QiuHI09
Jingbang Qiu, Tianci Huang, Takeshi Ikenaga:
A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for Feature Point Detection Part in SIFT. NCM 2009: 1668-1674

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.